1. STUDY OF LOGIC GATES

DATE:

AIM:

To study about logic gates and verify their truth tables.

APPARATUS REQUIRED:

SL No.	COMPONENT	SPECIFICATION	QTY
1.	AND GATE	IC 7408	1
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
4.	NAND GATE 2 I/P	IC 7400	ĺ
5.	NOR GATE	IC 7402	1
6.	X-OR GATE	IC 7486	1
8.	IC TRAINER KIT	©*	1
9.	CONNECTING WIRES		

THEORY:

Circuit that takes the logical decision and the process are called logic gates. Each gate has one or more input and only one output.

OR, AND and NOT are basic gates. NAND, NOR and X-OR are known as universal gates. Basic gates form these gates.

AND GATE:

The AND gate performs a logical multiplication commonly known as AND function.

The output is high when both the inputs are high. The output is low level when any one of the inputs is low.

OR GATE:

The OR gate performs a logical addition commonly known as OR function. The output is high when any one of the inputs is high. The output is low level when both the inputs are low.

NOT GATE:

The NOT gate is called an inverter. The output is high when the input is low. The output is low when the input is high.

NAND GATE:

The NAND gate is a contraction of AND-NOT. The output is high when both inputs are low and any one of the input is low. The output is low level when both inputs are high.

NOR GATE:

The NOR gate is a contraction of OR-NOT. The output is high when both inputs are low. The output is low when one or both inputs are high.

X-OR GATE:


The output is high when any one of the inputs is high. The output is low when both the inputs are low and both the inputs are high.

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given as per circuit diagram.
- (iii) Observe the output and verify the truth table.

AND GATE:


SYMBOL:



TRUTH TABLE


Α	В	A.B
0	0	0
0	1	0
1	0	0
1	1	1

PIN DIAGRAM:



OR GATE:

SYMBOL:



TRUTH TABLE

Α	В	A+B
0	0	0
0	1	1
1	0	-1
1	্ৰ	1


NOT GATE:

SYMBOL:


TRUTH TABLE:

Α	\overline{A}
0	1
1	0

PIN DIAGRAM:



PIN DIAGRAM:



X-OR GATE:

SYMBOL:


$$\begin{array}{c} A \\ B \end{array} \begin{array}{c} Y = \overline{AB} + A\overline{B} \end{array}$$

TRUTH TABLE:

А	В	ĀB + AB
0	0	0
0	1	1
1	0	1
1	1	0

2-INPUT NAND GATE:


SYMBOL:




TRUTH TABLE

А	В	A•B
0	0	ា
0	1	1
1	0	1
1	1	0

PIN DIAGRAM:



PIN DIAGRAM:



3-INPUT NAND GATE:

SYMBOL:



TRUTH TABLE

Α	9	С	ABC
٥	0	0	1
0	0	.1	1
0	1	0	
0	1	1	1
1	0	0	1
. 1	0	_1_	1 :
1	1	0	1
1	1	1	0

NOR GATE:


SYMBOL:




TRUTH TABLE

A	В	A+B
0	0	1
0	1	0
1	0	0
1	1	0

PIN DIAGRAM:



PIN DIAGRAM:



RESULT:

Thus the gates (AND, OR, NOT, NAND, NOR, XOR and XNOR GATES) are studied and verified using Truth table.

4. DESIGN AND IMPLEMENTATION OF ADDERS AND SUBRACTORS USING LOGIC GATES

AIM: DATE :

To design and construct half adder, full adder, half subtractor and full subtractor circuits and verify the truth table using logic gates.

APPARATUS REQUIRED:

Sl.No.	COMPONENT	SPECIFICATION	QTY.
1.	AND GATE	IC 7408	1
2.	X-OR GATE	IC 7486	1
3.	NOT GATE	IC 7404	1
4.	OR GATE	IC 7432	1
3.	IC TRAINER KIT	-	1
4.	CONNECTING WIRES	-	23

THEORY:

HALF ADDER: A half adder has two inputs for the two bits to be added and two outputs one from the sum 'S' and other from the carry 'C' into the higher adder position. Above circuit is called as a carry signal from the addition of the less significant bits sum from the X-OR Gate the carry out from the AND gate.

FULL ADDER: A full adder is a combinational circuit that forms the arithmetic sum of input; it consists of three inputs and two outputs. A full adder is useful to add three bits at a time but a half adder cannot do so. In full adder sum output will be taken from X-OR Gate, carry output will be taken from OR Gate.

HALF SUBTRACTOR: The half subtractor is constructed using X-OR and AND Gate. The half subtractor has two input and two outputs. The outputs are difference and borrow. The difference can be applied using X-OR Gate, borrow output can be implemented using an AND Gate and an inverter.

FULL SUBTRACTOR: The full subtractor is a combination of X-OR, AND, OR, NOT Gates. In a full subtractor the logic circuit should have three inputs and two outputs. The two half subtractor put together gives a full subtractor. The first half subtractor will be C and A B. The output will be difference output of full subtractor. The expression AB assembles the borrow output of the half subtractor and the second term is the inverted difference output of first X-OR.

PROCEDURE:

- a. Connections are given as per the logic diagram
- b. Input are given to the circuit making high '1' i.e. +5 or Vcc Supply to the 14th pin and for low '0' i.e. GND to the 7th pin of the Gate IC
- c. Depending upon the truth table, if the LED Glow it represent 1 and else it represents '0'
- d. Verify the truth table as given


HALF ADDER:


TRUTH TABLE:


A	В	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

K-Map for SUM:


K-Map for CARRY:







LOGIC DIAGRAM FOR HALF ADDER:




FULLADDER:

TRUTH TABLE:


A	В	С	CARRY	SUM
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

K-Map for SUM

K-Map for CARRY




$$SUM = A'B'C + A'BC' + ABC' + ABC$$
$$= A \textcircled{+} B \textcircled{+} C$$



CARRY =
$$A'BC + ABC' + ABC' + ABC$$

= $(A \oplus B) C + AB$

LOGIC DIAGRAM FOR FULL ADDER:




HALF SUBRACTOR:


TRUTH TABLE

A	В	DIFFERENCE	BORROW
0	0	0	0
0	1:	1	1
1	0	1	0
1	1	0	0

K-Map for DIFFERENCE


K-Map for BORROW





BORROW = A'B

LOGIC DIAGRAM FOR HALF SUBRACTOR:




FULL SUBRACTOR:


TRUTH TABLE:

A	В	C	DIFFERENCE	BORROW
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

K-Map for DIFFERENCE




K-Map for BORROW



Borrow =
$$A'B + BC + A'C$$

= $A'(B \oplus C) + BC$

LOGIC DIAGRAM FOR FULL SUBRACTOR:



RESULT:

Thus the design for adders and subractors was done and verified successfully using Truth table.