

The Institute for

Interconnecting

and Packaging

**Electronic Circuits** 

## IPC-D-279

Design Guidelines for Reliable Surface Mount Technology Printed Board Assemblies

847 509.9700

847 509.9798

URL: http://www.ipc.org

Tel

Fax

IPC-D-279

July 1996

July 1996 IPC-D-279

## **Table of Contents**

1.0	SCOPE	1	3.3	Printed Board Design and Layout	10
1.1	Purpose	1	3.3.1	Thermal Design and Layout	11
1.2	Design Philosophy	1	3.3.2	Thermal Design and Conformal Coating	. 11
1.2.1	Establishing the Design Team	1	3.3.3	Land Patterns	11
1.2.2	Defining Reliability Requirements	1	3.3.4	Balance About Neutral Axis	11
1.2.3	Understanding the Product Life Cycle	1	3.3.5	Vias	11
1.2.4	Defining the Product Environment	2	3.3.6	Printed Board Trace Widths and Spaces	. 11
1.3	Document Organization	2	3.3.7	PTH and PTV Thermal Isolation/Relief	12
1.3.1	Applicable Documents	2	3.3.8	Test Pads	12
1.3.2	Design for Reliability of SM Assemblies	2	3.3.9	Spacing Between Parts	12
1.3.3	Substrates	2	3.3.10	"Pads-Only" Design	12
1.3.4	Components	2	3.3.11	Components with Reduced Clearances	
1.3.5	Attachment Materials and Coatings	2		(Traces Under)	13
1.3.6	Assembly Processes and DfM	2	3.3.12	Components with Reduced Clearance and Open Vias	12
1.3.7	Testing	3	3.4	Coefficient of Thermal Expansion (CTE)	13
1.4	Terms and Definitions	3	5.4	and CTE-Mismatch	13
2.0	APPLICABLE DOCUMENTS	5	3.5	Solder Joint Reliability	14
2.1	Institute for Interconnecting and Packaging		3.5.1	Primary Design Parameters	14
	Electronic Circuits (IPC)	5	3.5.2	Secondary Design Parameters	
2.2	Electronic Industries Association	5	3.6	Plated-Through Hole and Via Reliability	16
2.3	Joint Industry Standards	5	3.7	DfR of SM Solder Attachments	16
3.0	DESIGN FOR RELIABILITY FOR SURFACE MOUNT ASSEMBLIES	5	3.8	DfR of Insulation Resistance	
3.1	Life Cycle Environment			UBSTRATES	
3.1.1	Manufacturing Processes		4.1	General Substrate Categories	
3.1.2	Processing Temperature Excursions		4.2	Substrates and Their Functions:	16
3.1.3	Burn-In and Environmental Stress Screening (ESS)		4.3	Moisture and its Effects on Polymer Substrates	17
3.1.4	Transport		4.4	Coefficient of Thermal Expansion (CTE) of	
3.1.5	Storage			Polymer Systems	
3.1.6	Use Environments		4.5	Constraining Cores in Substrates	
			4.5.1	Printed Board Stiffness and Damping	19
3.1.7	Environmental Stresses		4.6	Flexible Printed Board with Metal Support Plane	10
3.1.8	Temperature/Thermal		4.7	Discrete Wire Structures with Metal Support	1)
3.1.9	Cyclic Temperature Swings		7.7	Plane	19
3.1.10			4.8	Outgassing of Polymer Substrates	
3.1.11			4.9	Assembly Process Effects on Polymer	
3.1.12				Substrates	19
3.1.13			4.10	Printed Board Solderability	19
3.1.14			4.11	Design for Reliability of Plated-Through-Hole	
3.1.15	1 ,			Vias (PTVs)	19
3.1.16				SENERAL COMPONENT SELECTION	
3.1.17				CONSIDERATIONS	
3.1.18	Space Environment	10	5.1	Component Selection Strategy	20
3.2	Thermal Design		5.2	Package Leadframe and Local Materials	

5.3	Package Lead Configuration Selection	. 20	8.2	Testing Philosophy		
5.3.1	Gull Wing Components	. 20	9.0 F	REFERENCE DOCUMENTS		
5.3.2	J-Lead Components	. 20	9.1	General Books on SMT Process and Design		
5.3.3	Pin Grid Arrays	. 20	9.2	SMT Soldering Process Technical Details		
5.3.4	Fine Pitch Components	. 20	9.3	SMT Solder Paste		
5.3.5	Plastic Surface Mount Components		9.4	SMT Cleaning		
	(PSMC)	. 21	9.5	Solder Joint Reliability		
5.3.6	Component Termination Coplanarity and Configuration	. 21	9.6	Design of Electronic Packages and		
5.3.7	Component Lead Configuration	. 21		Packaging		
5.4	Component Termination Finishes		9.7	EMC, High Speed Transients and Electrica		
5.4.1	Nickel Barrier Layer	. 21	0.0	Overstress		
5.4.2	Tin and Tin-Lead Solder Termination		9.8	ESD		
	Finishes	. 21	9.9	Scanning Acoustic Microscopy		
.4.3	Termination Recommendations When Using	22	9.10	Plastic Package Cracking		
.4.4	Electrically Conductive Adhesives		9.11	Solder Joint Metallurgy and Etching		
.4.4	Gold, Palladium, Silver Termination Finishes.  Solderability of Termination Finishes		9.12	PWA Thermal Design		
.6	Soldering Considerations		9.13	Substrate Fabrication Information		
5.7	CTE Mismatch Considerations		9.14	Component Derating, Applications, Qualification		
.8	ESD Packaging Requirements		9.15	Testability, Manufacturability		
.9	Specials or Custom Devices Use Precaution		9.13	Vibration, Shock		
.9 .10	Components to Avoid or to Use with	. 23	9.10	Accelerated Life Testing		
.10	Caution	. 23		· ·		
.11	Component Selection Considerations for		9.18	Solder, Solderability, Soldered Assembly Quality		
Military and Space Applications		. 23	9.19	Solder Mask and Conformal Coating		
	SOLDER MASK AND CONFORMAL COATING CONSIDERATION	. 23	9.20	General Reliability		
.1	Solder Mask Considerations for SM		Appen			
.1.1	Solder Mask Selection	. 24		Attachments		
.1.2	Solder Mask Thickness Issues	. 24	A-1.0	SURFACE MOUNT SOLDER ATTACHMEN		
.2	Temporary Solder Mask and Tapes	. 24		RELIABILITY		
.3	Conformal Coatings	. 24	A-2.0	DAMAGE MECHANISMS AND FAILURE		
<b>.</b> 0	ASSEMBLY PROCESSES AND DESIGN FOR		A-2.1	Solder Joints and Attachment Types		
	MANUFACTURABILITY	. 24	A-2.2	Global Expansion Mismatch		
.1	Solder Paste Application	. 26	A-2.3	Local Expansion Mismatch		
.2	Adhesive Application	. 26	A-2.4	Internal Expansion Mismatch		
.3	Component Placement	. 26	A-2.5	Solder Attachment Failure		
.4	Soldering	. 27	A-3.0	RELIABILITY PREDICTION MODELING		
.4.1	Solder Paste Reflow	. 27	A-3.0 A-3.1	Creep-Fatigue Modeling		
.4.2	Wave Soldering	. 27	A-3.2	Damage Modeling		
.5	Cleaning	. 27	A-3.3	CAVEAT 1 — Solder Joint Quality		
.6	Rework/Repair	. 27	A-3.4	CAVEAT 2 — Large Temperature		
.7	Depaneling		11 0.1	Excursions		
.8	Design for Manufacturability		A-3.5	CAVEAT 3 — High-Frequency/		
.8.1	Components			Low-Temperatures		
	•		A-3.6	CAVEAT 4 — Local Expansion Mismatch.		
	TESTING		A.3.7	CAVEAT 5 — Very Stiff Leads/Very Large		
3.1	Design for Testability (DfT)	. 29		Expansion Mismatches		

A.3.8	Statistical Failure Distribution and Failure Probability	Append	dix C Design for Reliability (DfR) of Insulation Resistance	n
A-3.9	Multiple Cyclic Load Histories 41	C-1.0	INSULATION RESISTANCE DAMAGE	50
A-3.10	System Reliability Evaluation	C 1 1	MECHANISMS AND FAILURE	
A-4.0	<b>DfR-PROCESS</b>	C-1.1 C-1.2	Surface Insulation Resistance (SIR) Electrochemical Corrosion	
A-5.0	CRITICAL FACTORS FOR EMERGING	C-1.2 C-1.3	Dendrite Growth	
	ADVANCED TECHNOLOGIES 42	C-1.4	Conductive Anodic Filaments (CAF)	
A-5.1	Flip Chip on Laminate			
A-5.2	Area Arrays (BGA, CGA)	C-2.0	INSULATION RESISTANCE MODELING	
A-5.3	Thin Packages (TSOP)	C-2.1	Insulation Resistance Degradation	
A-6.0	VALIDATION AND QUALIFICATION TESTS 44	C.2.2	Conductive Anodic Filament Failure	
A-7.0	SCREENING PROCEDURES 44	C-3.0	DfR-PROCESS	61
A-7.1	Solder Joint Defects	C-4.0	CRITICAL FACTORS FOR EMERGING	
A-7.2	Screening Recommendations		ADVANCED TECHNOLOGIES	62
4.00	OTED DV OTED NUMEDIOAL EVANDLE	C-5.0	VALIDATION AND QUALIFICATION TESTS	62
A-8.0	STEP-BY-STEP NUMERICAL EXAMPLE RELATING REQUIRED DESIGN LIFE TO	C-5.1	SIR Test Procedures	62
	ACCELERATED RELIABILITY TEST RESULTS	C-5.1.1	Factors Affecting SIR Readings Geometry	62
		C-6.0	SCREENING PROCEDURES	63
A-9.0	REFERENCES	C-7.0	REFERENCES	
Append	lix B Design for Reliability (DfR) of Plated-Through Via (PTV) Structures	Append		03
B-1.0	PLATED-THROUGH VIA (PTV) RELIABILITY ISSUES	D-1.0	GENERAL	65
B-1.1	Copper Plating Process	D-2.0	THERMAL ANALYSIS AT THE DEVICE	
	Acid Copper Plating	D 0.1	LEVEL	65
	Pyrophosphate Copper Plating 51	D-2.1	The Ambient Temperature of an Electronic System $(T_a)$	65
B-1.2	Material Properties	D-2.2	The Temperature Rise of the Cooling Agent	
	Tensile Properties		at the Device Level ( $\Delta T_{CA}$ )	66
	Ductility	D-2.3	The Temperature Rise Inside the Device	
	Fatigue Behavior	D 2.4	Boundary Layer (ΔT <sub>BL</sub> )	66
B-1.3	Damage Mechanisms and Failure 52	D-2.4	The Temperature Rise Inside the Device Package $(\Delta T_P)$	66
B-1.3.1	PTV Quality	D-2.5	Thermal Wake $(\Delta T_{TW})$	
	Impact of Assembly Processes and ESS Procedures	D-3.0	DETERMINING THE SOLDER JOINTS	
B-1.3.3	Impact of Test Procedures and Cyclic		TEMPERATURE SWINGS	
	Operating Environments	D-4.0	COOLING OF ELECTRONIC EQUIPMENT	
B-2.0	RELIABILITY PREDICTION MODELING 54	D-4.1	Radiation	
B-3.0	DfR-PROCESS 56	D-4.2	Free Convection	
	DIN-F NOCESS	D-4.3	Direct Forced Convection	
B-4.0	CRITICAL FACTORS FOR EMERGING ADVANCED TECHNOLOGIES	D-4.4	Conduction Cooling	
		D-4.5	Heat Pipes	
B-5.0	VALIDATION AND QUALIFICATION TESTS 57	D-4.6	Direct Liquid Cooling	
B-6.0	SCREENING PROCEDURES 57		Direct Natural Convection Liquid Cooling	
B-7.0	REFERENCES 57	D-4.6.2	Direct Forced Liquid Cooling	68
۰.۱-۵	TELEVICE STATE OF THE STATE OF	D-5.0	PRODUCT THERMAL DESIGN	69

D-5.1	Component Level Cooling	69	E-11.0	ESD/EOS (Electrostatic Discharge/ Electrical Overstress)	78
D-5.2	Hot Parts	69		•	
Append	dix E Environmental Stresses		E-12.0	MOISTURE AND HUMIDITY	
E-1.0	THERMAL	72	E-13.0	CORROSIVE GAS AMBIENT	79
E-1.1	Effects of Rework and Repair	72	E-14.0	TEMPERATURE/HUMIDITY/BIAS	80
E-1.2	Glass Transition Temperature for Printed Boards	72	E-15.0	SAND AND DUST	80
E-1.3	Intermetallic Compound Growth		E-16.0	MECHANICAL SHOCK	80
E-1.4	Glass Transition Temperature for Plastic Encapsulating		E-17.0	MECHANICAL VIBRATION	
E-1.5	Water Vapor Pressure Effects on Plastic		E-18.0	MECHANICAL OVERLOAD	81
	Encapsulated Components	73	E-19.0	EM SUSCEPTIBILITY, RADIATION,	0.1
E-1.6	Water Vapor Pressure Effects on Printed Boards	73		INTERFERENCE	81
E-1.7	Solder Melt Temperature Effects		E-20.0	LOW ATMOSPHERIC PRESSURE/HIGH ALTITUDE/VACUUM	81
E-1.8	Temperature Excursion ( $\Delta T$ ) and Temperature				
	Rate of Change $(\Delta T/\Delta t)$	73	E-21.0	IONIZING RADIATION	81
E-2.0	CHEMICAL	74	E-22.0	SOLVENTS	82
E-2.1	PWA Cleanliness	74	Append	dix F Components	
E-3.0	MECHANICAL	74		CERAMIC LEADLESS CHIP CARRIER	
E-3.1	PWA Flexure	74		(CLLCC)	83
E-3.2	Tooling Impact			METAL ELECTRODE FACE BONDED (MELFs)	83
E-4.0	ELECTRICAL		F-3.0	SPACING ABOVE BOARD	83
E-4.1	Electrostatic Discharge (ESD)	74			
E-5.0	SMT FAILURES/STRESS CONDITIONS	74	F-4.0	ALL SM PICK AND PLACE FEEDER PARTS	83
E-5.1	Component Derating Reference Conditions	74	F-5.0	COMPONENTS WITH RUBBER SEALS	83
E-5.2	The Most Important Stress and Some Precautions	74		PLASTIC SM COMPONENTS, MOISTURE, AND SM REFLOW PROCESSING	83
E-5.3	Failure Modes/Failure Mechanisms	74	F-6.1	Shorts and Resistive Shorts in PSMCs	84
E-6.0	OVERVIEW OF STRESSES	74	F-6.2	Opens and Intermittent Opens in PSMCs	84
E-6.1	Common Stresses and Component Response to Stress		F-6.3	PSMC Delamination and Thermal Resistance $(\theta_{jc} \ Degradation)$	85
E-7.0	IMPORTANCE OF TEMPERATURE AS A		F-7.0	RESISTORS	85
L-7.0	COMPONENT STRESS FACTOR	75	F-7.1	A Checklist for Power Resistors	85
E-7.1	Temperature-Related Reversible/Temporary		F-7.2	Trimmed Resistors	86
	Changes in Component Parameters	75	F-7.3	Fixed Resistors	86
E-7.2	Temperature-Related Irreversible/Permanent Changes in Component Parameters	75	F-7.3.1	Metal Film Resistors	86
E-7.3	Effects of Low Temperature		F-7.3.2	Thick-Film Resistor Networks	86
E-7.4	Effects of Temperature Changes		F-7.3.3		
E-7.5	Thermal Shock		F-7.3.4	1	
			F-7.4	Variable Resistors	
E-8.0	POWER	/ /	F-7.4.1	Enhancing Variable Resistor Reliability	87
E-9.0	VOLTAGE	77		CAPACITORS	88
E-10.0	CURRENT AND CURRENT DENSITY	78	F-8.1	Multilayer Ceramic Chip Capacitors	88
			F-8.2	Plastic Film Capacitors	88

F-8.3	Solid Tantalum Capacitors 89	APPEN	NDIX I Solvents	
F-8.4	Electrolytic Aluminum Capacitors 89	I-1.0	INTRODUCTION	. 102
F-8.5	Variable Capacitors	I-2.0	MATERIALS AFFECTED	102
F-8.5.1	Variable Piston Capacitors			
F-9.0	INDUCTOR/TRANSFORMERS	I-3.0	COMMON CLEANING SOLVENT FAMILIES	
F-10.0	SEMICONDUCTORS	I-4.0	HCFC BLEND AND OTHER DATA	. 103
F-10.1	Light Emitting Semiconductor Diode (LED) 90	Appen	dix J Design for Testability	
F-10.2	Digital Semiconductors	J-1.0	DESIGN FOR TESTABILITY (DfT)	. 105
F-10.3	Digital Silicon Semiconductors	J-1.1	Controllability	. 105
E 10.4	(MOS MSI/LSI)	J-1.2	Observability/Visibility	. 105
F-10.4	Linear Semiconductors	J-1.3	Partitioning	. 105
F-11.0	<b>OTHER COMPONENTS</b> 91	J-2.0	STANDARDS	105
F-11.1	Fuse	J-2.1	General	
F-11.2	Separable Contacts (Relays, Switches, Connectors, Sockets)	J-2.2	Testability	
E 11 2 1	Batteries 92		•	
	2 Separable Electrical Interconnections	J-3.0	SUBSTRATE TESTING	. 105
Γ-11.2.2	•	J-4.0	CHIP TESTING	. 106
F-12.0	PRINTED BOARD	J-5.0	PROBLEMS AND ISSUES OF UNPACKED	
F-12.1	Printed Board PTH/Vias		ICs	. 106
F-12.2	Printed Board Conductor Design	J-5.1	Availability	
F-12.3	Solder Joints	J-5.2	Confidence Level	
Append	lix G Coefficient of Thermal Expansion	J-5.3	Vendor Concerns	
G-1.0	COEFFICIENT OF THERMAL EXPANSION 96	J-5.4	User Concerns	
		J-5.5	Standards	106
G-2.0	CONSTRAINING CORES	J-6.0	ASSEMBLY TESTING	. 106
Append	lix H Electrostatic Discharge	J-7.0	APPROACHES TO SMT TESTING	. 106
H-1.0	INTRODUCTION	J-7.1	Ad Hoc Techniques	
H-1.1	ESD Susceptibility and Damage Prevention 99	J-7.2	Structured Techniques	
H-1.2	Current Limiting (ESD)	J-7.2.1	*	
H-1.3	Susceptible Parts and Workarounds	J-7.2.2	BIST	. 107
H-1.4	Assembly Process and Handling	J-7.2.3	Boundary-Scan Coupled with BIST	. 107
H-2.0	ESD DESIGN AND CHECKLIST	J-7.3	Resistive Testing with Flying Probes	. 107
H-2.1	Hardware Design	J-7.4	Capacitance Testing	. 107
H-2.2	Assembly Process and Handling	J-7.5	Combined Resistance/Capacitance Testing	. 107
	Firmware/Software ESD Design Guidelines 99	J-7.6	Glow Discharge	. 107
	Printed Board Design Guidelines 100	J-7.7	Automatic Optical Inspection (AOI)	. 107
	Components	J-8.0	ISSUES AND CONCERNS OF TESTING	. 108
	Cable	J-8.1	Test Equipment	
H-2.3	CLASS 1: Sensitivity Range 0 to	J-8.2	Test Points	
11 4.3	1,999 Volts	J-8.3	Costs	
H-2.4	CLASS 2: Sensitivity Range 2,000 to 3,999 Volts	J-8.4	CAD/CAE Software	
H-2.5	CLASS 3: Sensitivity Range 4,000 to 15,999 Volts	Appen	dix K Design for Manufacturability and Assembly Checklist	
H-2.6	CLASS "4": Sensitivity Range 16,000 Volts CONSIDERED NON-ESD SENSITIVE 101	K-1.0	SUMMARY	. 109

Append	lix L Corrision Basics and Checklist		O-6.0	ELE	ECTRICAL PROPERTIES OF GASES 126
L-1.0	CORROSION BASICS	111	O-7.0	GR	AVITY (OR LACK OF) 126
L-2.0	CORROSION OF THE PWA	111	Appendi	ix P	Technical Acronyms and Abbreviations
L-3.0	CORROSION IN COMPONENTS	111			
L-4.0	OTHER EFFECTS OF WATER AND WATER				Figures
_ 4.0	VAPOR	111	Figure 1-	-1 (	General Design Steps3
L-5.0	FRETTING "CORROSION"	112	Figure 1-	-2	Flow Chart for Reliability Assurance Processes 4
			Figure 3-	-1 :	SMT Assembly Response to Thermal Shock 8
L-6.0	CORROSION DESIGN CHECKLIST		Figure 3-	-2	Thermal Relief in Ground Planes12
L-6.1	Galvanic Corrosion	114	Figure 3-	-3 ;	Spacing Between Parts13
Append	lix M Solder Joint Variability		Figure 6-		Impact of Solder Mask Thickness on Stenciling25
M-1.0	SOLDER JOINT VARIABIALITY	116	Figure 7-		Type 1B Assembly – All SMT Components 25
Append	lix N Adhesives, Solder Mask and Conform Other Coatings	nal/	Figure 7–		Type 1C Assembly – Mixed Technology Assembly25
N-1.0	ADHESIVES	110	Figure 7-	-3	Type 2B - All SMT Components25
N-1.1	Electrically Conductive Attachment	119	Figure 7-	-4 <sup>-</sup>	Type 2C - Mixed Technology 26
11-1.1	Materials	119	Figure A-		Depiction of the Effects of the Accumulating
N-1.2	Thermally Conductive Adhesives	119			Fatigue Damage in Solder Joint Structure
N-1.3	Mechanical Attachment Adhesives	119	Figure A-		Solder Joint Pull Strengths for Gullwing Leads
N-2.0	SOLDER MASK	119			Consisting of Alloy 42 from Different Vendors and Copper
N-2.1	Types of Solder Masks	120	Figure A-		Effect of Component Offsets on the Fatigue
N-2.1.1	Liquid Screenprinted Solder Mask	120			Reliability of Three Capacitor Chip (CC) Sizes44
N-2.1.2	Dry Film	120	Figure R-		Cross-Section Schematic of a PTV With a
N-2.1.3	Liquid Photoimageable	121	rigare b		Barrel Fracture Near the Center of the MLB 52
N-3.0	TEMPORARY MASKS AND STOPS	121	Figure B-		Cross-Section Schematic of a PTV With a Barrel Fracture Near the Centerof the MLB 52
N-4.0	CONFORMAL COATING	121	Figure B-		Schematic Cross-Sectional View of a PTV with
N-4.1	Selection of Coating				a Shoulder Fracture in a printed board
N-4.2	Thermal Stress Design Considerations	122	Figure B-		Reduction of Available Copper Ductility Due to Localized Nicks Reducingthe Width of the
N-4.3	Chemical Stress Design Considerations	122		ı	FlexCircuit Conductors [Ref. B-7: 25] and PTV
N-4.4	Space Environment Design Considerations	122	E: 5		Stress Concentration Factor, K <sub>c</sub>
N-4.5	Manufacturing Considerations	122			Thermal Vias and Planes
N-4.6	Other Design Considerations	122			Other Methods of Conductive Heat Transfer 70
N-5.0	COMMON CRITICAL PROPERTIES OF SOLDER MASK AND CONFORMAL	102	Figure D-	–3 I	Use of Heat Slug71
	COATINGS	123			Tables
N-6.0	JUNCTION COATINGS, "GLOB-TOPS"	124	Table 1-1		The Design Team1
Append	lix O Aerospace and High Altitude Concer		Table 3–1	;	Realistic Representative <sup>(1)</sup> Use Environments, Service Lives, and Acceptable Failure Probabilities for Surface Mounted Electronics
					Attachments by Use Categories 6
O-2.0	THERMAL DESIGN		Table 4–1		Advantages and Disadvantages of Various Types of Substrates18
O-3.0	LARGE THERMAL EXCURSIONS	125	Table 6-1		Solder Mask Guidelines24
O-4.0	CONTAMINATION	125	Table A-1		Realistic Representative <sup>(1)</sup> Use Environments,
O-5.0	RADIATION ENVIRONMENT	126		- 1	Service Lives, and Acceptable Failure Probabilities for Surface Mounted Electronics Attachments by Use Categories

July 1996 IPC-D-279

Table A-2	Quality of Solder Joints with Copper and Alloy 42 Resulting from Different Reflow Temperatures
Table B-1	Estimates of Tensile Properties of Copper Deposit Inside the PTVs
Table B-2	Estimates of the Fatigue Life and Time to Failure of PTVs in Some Typical Use
	Environments from Table A-1 57
Table C-1	SIR Test Parameters for Some Industry Tests 63
Table G-1	Typical Values for Coefficients of
	Thermal Expansion (ppm/°C)96
Table G-2	Properties of Printed Circuit Laminates 98
Table K-1	Checklist for Design for Manufacturability and
	Assembly
Table L-1	Galvanic Compatibility of Metals

July 1996 IPC-D-279

## Design Guidelines for Reliable Surface Mount Technology Printed Board Assemblies

## 1.0 SCOPE

This document establishes design concepts, guidelines, and procedures intended to promote appropriate 'Design for Reliability (DfR)' procedures and to ensure reliable printed wiring assembly (PWA) characteristics. The major focus of the information presented is directed toward those PWAs that have surface mount (SM) components, either totally, or intermixed with through-hole components, mounted on one or both sides of the mounting structure.

**1.1 Purpose** The definition of reliability in this document is:

*Reliability* is the ability of a product to function under given conditions and for a specified period of time without exceeding acceptable failure levels.

This document addresses reliability-related aspects of product design, process design, as well as material/component selection and qualification. This document identifies appropriate existing IPC documents for basic detailed information.

The effort of this document is directed at SMT; the interconnect structure and the solder joint will receive most of our attention.

- **1.2 Design Philosophy** Before the product design effort can begin, the designers of the product and assembly process need to know the customer's reliability requirements for the product. These requirements should be defined and ranked by a concurrent engineering or cross-functional team through a process such as Quality Function Deployment (QFD), used to capture the voice of the customer.
- **1.2.1 Establishing the Design Team** The design team can include but is not limited to the members who participate in at least the design activities identified in Table 1-1. In this table, DfA/M stands for Design for Assembly/ Manufacturability, DfT for Design for Testability, DfR for Design for Reliability.

The design team can consider the general design guidelines and issues presented in the body of this document as a methodology for achieving its reliability goals. Figure 1-1 illustrates the general design steps and process flow using concurrent engineering. Figure 1-2 illustrates the interactive nature of the design for reliability process.

**1.2.2 Defining Reliability Requirements** The basic reliability requirements to be defined include:

Table 1-1 The Design Team

Design/Engineer Function	ing	Team Inprovement Area				
1 411011011						
Product	(QFD)	(DfA/M)	(DfT)	(DfR)		
Circuit	(QFD)	(DfA/M)	(DfT)			
Printed board		(DfA/M)	(DfT)	(DfR)		
Thermal	(QFD)			(DfR)		
EMC, EMI, ESD	(QFD)		(DfT)	(DfR)		
Mechanical	(QFD)	(DfA/M)	(DfT)	(DfR)		
Software	(QFD)		(DfT)			
Marketing	(QFD)					
Process/		(DfA/M)				
manufacturing	(QFD)					
Test	(QFD)		(DfT)	(DfR)		
Package/component		DfA/M)	(DfT)			
Field Service	(QFD)		(DfT)			
Purchasing		(DfA/M)				
Material	(QFD)	(DfA/M)	(DfT)	(DfR)		
Reliability	(QFD)	(DfA/M)	(DfT)	(DfR)		
Regulations	(QFD)		(DfT)			
Upper management	(QFD)	Conceptual Design				
		and Cultural Change				

- years of service
- acceptable failure rate(s)/probability(ies) as a function of time
- repair/replacement/upgrade/service/maintenance/ warranty strategy
- life cycle environment(s)
- · definition of acceptable performance
- criticality of function(s)
- available test equipment
- **1.2.3 Understanding the Product Life Cycle** The life cycle begins at the component level (including the printed board) and continues through the assembly level; the life cycle includes exposure to the following environments:
  - assembly/process
  - testing
  - storage
  - transportation
  - operating