

# **SYSTEM BUS DESIGN**

**FOR 2 MASTER, 3 SLAVE**

Designed by

**Kaushan  
Rumesh  
Vigeitharan**

Updated on

**7 August, 2022**

# Contents

---

1	Introduction . . . . .	2
2	Bus Signal List . . . . .	3
3	Mux Modules . . . . .	4
4	Decoder Module . . . . .	13
5	Master Design . . . . .	16
6	Slave Design . . . . .	24
7	Arbiter Module . . . . .	28
8	Top Level Verification . . . . .	34
9	Limitations . . . . .	48
10	Bugs . . . . .	48
<b>A</b>	<b>- Source Code</b>	<b>49</b>

# 1 Introduction

This document is intended to describe the design and simulation of a system bus. Required details for each of the given tasks are included in different sections of this document along with functional descriptions, IO definitions, timing diagrams, RTL & testbench codes. The design was done using Verilog. Xilinx ISE 14.7 is the software used for simulation and compilation for checking errors. Complete Source code is available at [github](#).

A system bus is a communication medium in the digital domain which facilitates data transfer between components and devices connected to it. Best example is the system bus in a computer which connects the Central Processing Unit (CPU), main memory and other major components together. Generally a system bus consists of a Data Bus to carry data, an Address Bus to determine where data should be sent and a Control Bus to maintain the proper control of the system bus without any collisions of data transfers.

In this project, we designed a custom serial system bus with a custom protocol. The design consists of a serial address bus with a 16-bit address format, There is another major component called arbiter which directly communicates with any master or slave device, connected to the bus in order to maintain access and control of the bus. Figure 1 shows the architecture of the design.




Figure 1: Implemented Architecture

## 2 Bus Signal List

Bus Signal List					
No.	Signal	Line Width (Bits)	Source	Destination	Description
1	RST	[0]	Reset Switch	ALL	Asynchronous and active HIGH signal, used as a global reset for all modules in system
2	CLK	[0]	Clock	ALL	Synchronous clock with rising edge trigger.
3	HREADY	[0]	Slaves	Arbiter, Masters	Used to extend a transfer for an additional clock cycle if signal driven LOW. Default HIGH.
4	HADDR	[15:0]	Address Mux	Decoder, ALL Slaves	16-bit address bus lane. Transmits target device, address and control signals.
5	HADDR_1	[15:0]	Master 1	Address Mux	16-bit address lane from Master 1 to Address Mux
6	HADDR_2	[15:0]	Master 2	Address Mux	16-bit address lane from Master 2 to Address Mux
7	HWDATA	[31:0]	Write Mux	All Slaves	32-bit write bus lane for transferring WORD sized data across bus from Masters to Slaves.
8	HWDATA_1	[31:0]	Master 1	Write Mux	32-bit write bus lane from Master 1 to Write Mux
9	HWDATA_2	[31:0]	Master 2	Write Mux	32-bit write bus lane from Master 2 to Write Mux
10	HREQ_1	[0]	Master 1	Arbiter	Signal from Master 1 to Arbiter requesting access to bus. Driven HIGH for requesting access to the bus and driven LOW when bus access granted.
11	HREQ_2	[0]	Master 2	Arbiter	Signal from Master 2 to Arbiter requesting access to bus. Driven HIGH for requesting access to the bus and driven LOW when bus access granted.
12	HLOCK_1	[0]	Master 1	Arbiter	Locked access priority request signal from Master 1 to Arbiter. Higher priority over normal requests. Arbiter grants locked access to Master 1 indefinitely when signal remains HIGH. Must be driven LOW to release access to the bus.
13	HLOCK_2	[0]	Master 2	Arbiter	Locked access priority request signal from Master 2 to Arbiter. Higher priority over normal requests. Arbiter grants locked access to Master 2 indefinitely when signal remains HIGH. Must be driven LOW to release access to the bus.
14	HGRANT_1	[0]	Arbiter	Master 1	Signal from Arbiter granting bus access to Master 1. Signal remains HIGH during which, transactions between Master 1 and selected Slave devices can take place. Access revoked when signal driven LOW.
15	HGRANT_2	[0]	Arbiter	Master 2	Signal from Arbiter granting bus access to Master 2. Signal remains HIGH during which, transactions between Master 2 and selected Slave devices can take place. Access revoked when signal driven LOW.
16	SEL	[1:0]	Arbiter	Address Mux, Write Mux	2-bit signal from Arbiter to toggle selections in the Address and Write Muxes. Driven HIGH when a Master requests access to the bus and the Arbiter returns grant access. Driven LOW when Master releases control of bus or Arbiter revokes control of bus. 2'b01 selects Address and Write bus access to Master 1. 2'b10 selects access to Master 2.
17	SELR	[1:0]	Decoder	Read Mux, Response Mux	2-bit signal from Decoder to toggle selections in the Read and Response Muxes, that is requested by the data transmitted on the Address bus from a Master. 2'b01 selects Slave 1, 2'b10 selects Slave 2 and 2'b11 selects Slave 3. Default, 2'b00, no Slave selected.
18	SEL_1	[0]	Decoder	Slave 1	Signal from Decoder to Slave 1. Driven HIGH when a Master issues the respective Slave ID on the address bus. Must remain high in order for transactions between Master and Slave to take place. Driven low, when bus access is released by Master or Arbiter.
19	SEL_2	[0]	Decoder	Slave 2	Signal from Decoder to Slave 2. Driven HIGH when a Master issues the respective Slave ID on the address bus. Must remain high in order for transactions between Master and Slave to take place. Driven low, when bus access is released by Master or Arbiter.
20	SEL_3	[0]	Decoder	Slave 3	Signal from Decoder to Slave 3. Driven HIGH when a Master issues the respective Slave ID on the address bus. Must remain high in order for transactions between Master and Slave to take place. Driven low, when bus access is released by Master or Arbiter.
21	HRDATA	[31:0]	Read Mux	All Masters	32-bit read bus lane for transferring WORD sized data across bus from Slaves to Masters.
22	HRDATA_1	[31:0]	Slave 1	Read Mux	32-bit read bus lane from Slave 1 to Read Mux.
23	HRDATA_2	[31:0]	Slave 2	Read Mux	32-bit read bus lane from Slave 2 to Read Mux.
24	HRDATA_3	[31:0]	Slave 3	Read Mux	32-bit read bus lane from Slave 3 to Read Mux.
25	MLOCK	[0]	Arbiter	All Slaves	Signal from Arbiter to Slaves indicating current transaction is locked, hence bus access granted indefinitely till transaction successfully completed and lock removed. When driven HIGH, Slave is forced to retry the transactions immediately until completed successfully.
26	HMAS	[1:0]	Arbiter	Slave 1	Signal transmitting the Master ID of the current Master that is connected to Slave 1. Used to send a reconnect request to Arbiter with saved Master ID to complete a split transaction.
27	HSPLIT	[1:0]	Slave 1	Arbiter	Signal transmitted from Slave 1 to Arbiter with Master ID of Master that was previously connected to Slave 1 during which a Split transaction command was invoked. Signal transmitted requesting access to bus, when Slave 1 ready to reconnect with Master and complete the Split transaction. Split transactions are considered highest priority commands here.
28	HRESP	[1:0]	Response Mux	Arbiter, Masters	2-bit signal used to transmit the transaction status post-transaction from Slaves to Masters and Arbiter. The response is monitored and Retry, Split or Error cancel decisions with Grant extension or Grant revoke taken by Master and Arbiter. 2'b00 = 'OKAY, 2'b01 = 'ERROR, 2'b10 = 'RETRY, 2'b11 = 'SPLIT.
29	HRESP_1	[1:0]	Slave 1	Response Mux	2-bit response signal from Slave 1 to Response Mux
30	HRESP_2	[1:0]	Slave 2	Response Mux	2-bit response signal from Slave 2 to Response Mux
31	HRESP_3	[1:0]	Slave 3	Response Mux	2-bit response signal from Slave 3 to Response Mux

### 3 Mux Modules

#### 3.1 Address mux




Figure 2: Address Mux Block




Figure 3: AddrMux Flow Chart

##### 3.1.1 RTL

Verilog Code 1: Test\_Addr\_MUX.v

```
1 `timescale 1ns / 1ps
2
3 module Test_Addr_MUX;
4
```

```

5   // Inputs
6   reg CLK;
7   reg RST;
8   reg [15:0] HADDR_1;
9   reg [15:0] HADDR_2;
10  reg [1:0] SEL;
11
12 // Outputs
13 wire [15:0] HADDR;
14
15 // Instantiate the Unit Under Test (UUT)
16 Addr_MUX uut (
17   .CLK(CLK),
18   .RST(RST),
19   .HADDR(HADDR),
20   .HADDR_1(HADDR_1),
21   .HADDR_2(HADDR_2),
22   .SEL(SEL)
23 );
24
25 always #15 CLK = ! CLK;
26
27 initial begin
28   #500 RST = 1; // Random reset stimuli
29   #50 RST = 0;
30 end
31
32 initial begin
33   // Initialize Inputs
34   CLK = 0;
35   RST = 0;
36   HADDR_1 = 0;
37   HADDR_2 = 0;
38   SEL = 0;
39
40   // Wait 100 ns for global reset to finish
41   #15;
42
43   // Add stimulus here
44
45   #200 HADDR_1[15:0] = $random; HADDR_2[15:0] = $random; SEL = 2'b00; RST = 0; // no master
46   selected
47   #200 HADDR_1[15:0] = $random; HADDR_2[15:0] = $random; SEL = 2'b01; RST = 0; // master 1
48   #200 HADDR_1[15:0] = $random; HADDR_2[15:0] = $random; SEL = 2'b10; RST = 0; // master 2
49   #200 HADDR_1[15:0] = $random; HADDR_2[15:0] = $random; SEL = 2'b01; RST = 0; // master 1
50   #200 HADDR_1[15:0] = $random; HADDR_2[15:0] = $random; SEL = 2'b11; RST = 0; // no master
51   selected
52
53 end
54
55 endmodule

```

---

### 3.1.2 Test cases and timing diagrams




Figure 4: Address Mux Timing Diagram

### 3.2 Response mux




Figure 5: Response Mux Block




Figure 6: RespMux Flow Chart

### 3.2.1 RTL

#### Verilog Code 2: Test\_Resp\_MUX.v

```

1  `timescale 1ns / 1ps
2
3  module Test_Resp_MUX;
4
5      // Inputs
6      reg CLK;
7      reg RST;
8      reg [1:0] HRESP_1;
9      reg [1:0] HRESP_2;
10     reg [1:0] HRESP_3;
11     reg [1:0] SEL;
12
13    // Outputs
14    wire [1:0] HRESP;
15
16    // Instantiate the Unit Under Test (UUT)
17    Resp_MUX uut (
18        .CLK(CLK),
19        .RST(RST),
20        .HRESP(HRESP),
21        .HRESP_1(HRESP_1),
22        .HRESP_2(HRESP_2),
23        .HRESP_3(HRESP_3),
24        .SEL(SEL)
25    );
26
27    always #12 CLK = ! CLK;
28
29    initial begin
30        #500 RST = 1; // Random reset stimuli
31        #50 RST = 0;
32    end
33
34    initial begin
35        // Initialize Inputs
36        CLK = 0;
37        RST = 0;
38        HRESP_1 = 0;

```

```

39      HRESP_2 = 0;
40      HRESP_3 = 0;
41      SEL = 0;
42
43      // Wait 100 ns for global reset to finish
44      #15;
45
46      // Add stimulus here
47
48      #200 HRESP_1[1:0] = $random; HRESP_2[1:0] = $random; HRESP_3[1:0] = $random; SEL = 2'b00;
        RST = 0;
49      #200 HRESP_1[1:0] = $random; HRESP_2[1:0] = $random; HRESP_3[1:0] = $random; SEL = 2'b01;
        RST = 0;
50      #200 HRESP_1[1:0] = $random; HRESP_2[1:0] = $random; HRESP_3[1:0] = $random; SEL = 2'b10;
        RST = 0;
51      #200 HRESP_1[1:0] = $random; HRESP_2[1:0] = $random; HRESP_3[1:0] = $random; SEL = 2'b11;
        RST = 0;
52      #200 HRESP_1[1:0] = $random; HRESP_2[1:0] = $random; HRESP_3[1:0] = $random; SEL = 2'b00;
        RST = 0;
53
54      end
55
56      endmodule

```

### 3.2.2 Test cases and timing diagrams




Figure 7: Response Mux Timing Diagram

### 3.3 Read mux




Figure 8: Read Mux Block




Figure 9: ReadMux Flow Chart

#### 3.3.1 RTL

Verilog Code 3: Test\_Read\_MUX.v

```

1  `timescale 1ns / 1ps
2
3  module Test_Read_MUX;
4
5      // Inputs
6      reg CLK;
7      reg RST;
8      reg [31:0] HRDATA_1;

```

```

9   reg [31:0] HRDATA_2;
10  reg [31:0] HRDATA_3;
11  reg [1:0] SEL;
12
13 // Outputs
14 wire [31:0] HRDATA;
15
16 // Instantiate the Unit Under Test (UUT)
17 Read_MUX uut (
18   .CLK(CLK),
19   .RST(RST),
20   .HRDATA(HRDATA),
21   .HRDATA_1(HRDATA_1),
22   .HRDATA_2(HRDATA_2),
23   .HRDATA_3(HRDATA_3),
24   .SEL(SEL)
25 );
26
27 always #15 CLK = ! CLK;
28
29 initial begin
30 #500 RST = 1; // Random reset stimuli
31 #50 RST = 0;
32 end
33
34 initial begin
35   // Initialize Inputs
36   CLK = 0;
37   RST = 0;
38   HRDATA_1 = 0;
39   HRDATA_2 = 0;
40   HRDATA_3 = 0;
41   SEL = 0;
42
43   // Wait 100 ns for global reset to finish
44   #15;
45
46   // Add stimulus here
47
48 #200 HRDATA_1 = $random; HRDATA_2 = $random; HRDATA_3 = $random; SEL = 2'b00; RST = 0;
49 #200 /*HRDATA_1 = $random; HRDATA_2 = $random; HRDATA_3 = $random;*/ SEL = 2'b01; RST = 0;
50 #200 /*HRDATA_1 = $random; HRDATA_2 = $random; HRDATA_3 = $random;*/ SEL = 2'b10; RST = 0;
51 #200 /*HRDATA_1 = $random; HRDATA_2 = $random; HRDATA_3 = $random;*/ SEL = 2'b11; RST = 0;
52 #200 /*HRDATA_1 = $random; HRDATA_2 = $random; HRDATA_3 = $random;*/ SEL = 2'b00; RST = 0;
53
54 end
55
56 endmodule

```

---

### 3.3.2 Test cases and timing diagrams




Figure 10: Read Mux Timing Diagram

### 3.4 Write mux




Figure 11: Write Mux Block




Figure 12: WriteMux Flow Chart

### 3.4.1 RTL

```

Verilog Code 4: Test_Write_MUX.v
1  `timescale 1ns / 1ps
2
3  module Test_Write_MUX;
4
5      // Inputs
6      reg CLK;
7      reg RST;
8      reg [31:0] HWDATA_1;
9      reg [31:0] HWDATA_2;
10     reg [1:0] SEL;
11
12    // Outputs
13    wire [31:0] HWDATA;
14
15    // Instantiate the Unit Under Test (UUT)
16    Write_MUX uut (
17        .CLK(CLK),
18        .RST(RST),
19        .HWDATA(HWDATA),
20        .HWDATA_1(HWDATA_1),
21        .HWDATA_2(HWDATA_2),
22        .SEL(SEL)
23    );
24
25    always #15 CLK = ! CLK;
26
27    initial begin
28
29        #500 RST = 1; // Random reset stimuli
30        #50 RST = 0;
31    end
32
33    initial begin
34        // Initialize Inputs

```

```

35      CLK = 0;
36      RST = 0;
37      HWDATA_1 = 0;
38      HWDATA_2 = 0;
39      SEL = 0;
40
41      // Wait 100 ns for global reset to finish
42      #15;
43
44      // Add stimulus here
45
46      #200 HWDATA_1 = $random; HWDATA_2 = $random; SEL = 2'b00; RST = 0;
47      #200 /*HWDATA_1 = $random; HWDATA_2 = $random;*/ SEL = 2'b01; RST = 0;
48      #200 /*HWDATA_1 = $random; HWDATA_2 = $random;*/ SEL = 2'b10; RST = 0;
49      #200 /*HWDATA_1 = $random; HWDATA_2 = $random;*/ SEL = 2'b11; RST = 0;
50      #200 /*HWDATA_1 = $random; HWDATA_2 = $random;*/ SEL = 2'b00; RST = 0;
51
52      end
53
54  endmodule

```

### 3.4.2 Test cases and timing diagrams




Figure 13: Write Mux Timing Diagram

## 4 Decoder Module

The decoder is used to decode the address of each transfer and provide a select signal for the slave that is involved in the transfer. It also provides a control signal to the read and response multiplexors. The address decoder or decoder module serve two purposes.

- Capture the 15-bit address
- Decode the slave device address, slave memory address and switch slave.

**Decoder Default State:** None of the Slaves Selected




Figure 14: Decoder Block

#### 4.1 Address bus

The 16-bit address bus, HADDR[15:0], provides the address of the transfer. All transfers are memory-mapped and therefore all memory and peripherals within the system must have an address range within which they are accessed. The decoder uses the address bus of first two MSB HADDR[15:0] to determine which bus slave is to be accessed.




Figure 15: Decoder Flow Chart

## 4.2 RTL

Verilog Code 5: Test\_Decoder.v

```
1  `timescale 1ns / 1ps
2
3  module Test_Decoder;
4
5      // Inputs
6      reg RST;
7      reg CLK;
8      reg [14:0] HADDR;
9
10     // Outputs
11    wire SEL_1;
12    wire SEL_2;
13    wire SEL_3;
14    wire [1:0] SELR;
15
16    // Instantiate the Unit Under Test (UUT)
17    Decoder uut (
18        .RST(RST),
19        .CLK(CLK),
20        .HADDR(HADDR),
21        .SEL_1(SEL_1),
22        .SEL_2(SEL_2),
23        .SEL_3(SEL_3),
24        .SELR(SELR)
25    );
26
27    always #15 CLK = ! CLK;
28
29    initial begin
30        #500 RST = 1; // Reset test
31        #50 RST = 0;
32    end
33
34    initial begin
35        // Initialize Inputs
36        RST = 0;
37        CLK = 0;
38        HADDR = 0;
39
40        // Wait 100 ns for global reset to finish
41        #100;
42
43        // Add stimulus here
44        #150 HADDR = 15'b0000000000000000; RST = 0;
45        #150 HADDR = 15'b0100000000000000; RST = 0; // Slave 1 select
46        #150 HADDR = 15'b1000000000000000; RST = 0; // Slave 2 select
47        #150 HADDR = 15'b1100000000000000; RST = 0; // Slave 3 select
48        #150 HADDR = 15'b0000000000000000; RST = 0;
49
50    end
51
52 endmodule
```

### 4.3 Test cases, Timing diagrams




Figure 16: Decoder Timing Diagram

## 5 Master Design




Figure 17: Master Block

The above diagram shows the master pinout structure for this designed bus architecture. To investigate the operation of the bus under certain scenarios, it is necessary for the user to provide inputs to this module so as to emulate the operation of a typical bus master. These control inputs are defined in the table below.

User Control Input	Description
U_REQ	Toggled HIGH when user wants Master to prompt arbiter for access to bus.
U_LOCK	Toggled HIGH when user wants Master to perform a locked transaction across the bus. If invoked, the arbiter considers this a priority request. Bus access remains locked until pulled LOW, to release bus.
U_WRITE	Toggled HIGH if user wants Master to perform a WRITE operation across the bus. If LOW, Master will perform a READ operation.
U_ADDR	User must define the target Slave memory address that the Master should deploy on the Address Bus in order to read / write data to Slave. (User must define 2K and 4K address lengths carefully).
U_WDATA	User must specify the 32-bit sized data that must be deployed by the Master in a WRITE operation to the Slave.
U_SLAVE	User must define the Slave ID for the Master to call for access to the target Slave.

Table 1: Master Input and Output Description




Figure 18: Master State Diagram

## 5.1 Master Verification

Write, Reset, Read Operation




Figure 19: Write, Reset, Read Operation

No	Operation
1	User commands Master 1 to prompt Arbiter for bus access.
2	Master toggle HWRITE HIGH to notify of a WRITE impending operation
3	Master requests access from Arbiter, remains HIGH till access granted.
4	Arbiter provides bus access to Master 1.
5	Master deploys target slave device, memory address and control signals on Address Bus.
6	Master deploys the user defined 32-bit data to be written to slave memory on Write Bus.
7	User commands Master 1 to prompt Arbiter for bus access.
8	Reset signal asserted. All temporary registers will be cleared, and Master will return to IDLE state.
9	Reset removed. Master changes to Request state at the clock positive edge, to resume operation.
10	Master requests access from Arbiter, remains HIGH till access granted.
11	Master toggle HWRITE HIGH to notify of a WRITE impending operation
12	Arbiter provides bus access to Master 1.
13	Master deploys target slave device, memory address and control signals on Address Bus..
14	Master deploys the user defined 32-bit data to be written to slave memory on Write Bus.
15	User commands Master 1 to prompt Arbiter for bus access.
16	Master requests access from Arbiter, remains HIGH till access granted.
17	Arbiter provides bus access to Master 1.
18	Master deploys target slave device, memory address and control signals on Address Bus.
19	Master reads data arriving on the Read Bus.
20	Master successfully saves read data to a temporary storage register, R_DATA.

Table 2: Description 1

## Write, Split, Read Operation




Figure 20: Write, Split, Read Operation

No	Operation
1	User commands Master 1 to prompt Arbiter for bus access.
2	Master toggle HWRITE HIGH to notify of a WRITE impending operation
3	Master requests access from Arbiter, remains HIGH till access granted.
4	Arbiter provides bus access to Master 1.
5	Master deploys target slave device, memory address and control signals on Address Bus.
6	Master deploys the user defined 32-bit data to be written to slave memory on Write Bus.
7	User commands Master 1 to prompt Arbiter for bus access.
8	Master requests access from Arbiter, remains HIGH till access granted.
9	Arbiter provides bus access to Master 1.
10	HRESP 2'b11 – Split operation invoked by Slave. .
11	Arbiter terminates bus access to Master 1 when split response invoked.
12	Master goes to Split state, waiting until Arbiter connects it back with Slave to complete the split transaction.
13	Split response revoked by Slave.
14	Arbiter grants access to Master 1 to continue the transaction.
15	Master changes from Split state to Trans_RD_Hold State to continue receiving the read data..
16	Read data, appears on the Read Bus.
17	Arbiter provides bus access to Master 1.
18	Master deploys target slave device, memory address and control signals on Address Bus.
19	Master reads data arriving on the Read Bus.
20	Master successfully saves read data to a temporary storage register, R_DATA. .

Table 3: Description 2

## 5.2 RTL

### Verilog Code 6: Test\_F\_Master.v

```

1  `timescale 1ns / 1ps
2
3  module Test_F_Master;
4
5    // Inputs
6    reg CLK;
7    reg RST;
8    reg HGRANT;
9    reg HREADY;
10   reg [1:0] HRESP;

```

```

11     reg [31:0] HRDATA;
12     reg U_REQ;
13     reg U_LOCK;
14     reg U_WRITE;
15     reg [11:0] U_ADDR;
16     reg [31:0] U_WDATA;
17     reg [1:0] U_SLAVE;
18
19 // Outputs
20     wire HREQ;
21     wire HLOCK;
22     wire [15:0] HADDR;
23     wire [31:0] HWDATA;
24     wire AB;
25
26 // Instantiate the Unit Under Test (UUT)
27 Master ut (
28     .CLK(CLK),
29     .RST(RST),
30     .HGRANT(HGRANT),
31     .HREADY(HREADY),
32     .HRESP(HRESP),
33     .HRDATA(HRDATA),
34     .HREQ(HREQ),
35     .HLOCK(HLOCK),
36     .HADDR(HADDR),
37     .HWDATA(HWDATA),
38     .AB(AB),
39     .U_REQ(U_REQ),
40     .U_LOCK(U_LOCK),
41     .U_WRITE(U_WRITE),
42     .U_ADDR(U_ADDR),
43     .U_WDATA(U_WDATA),
44     .U_SLAVE(U_SLAVE)
45 );
46
47 always #10 CLK=~CLK;
48 /*
49 initial begin
50 #593 RST = 1; // Random reset stimuli
51 #40 RST = 0;
52 end
53 */
54 initial begin
55     // Initialize Inputs
56     CLK = 0;
57     RST = 0;
58     HGRANT = 0;
59     HREADY = 1'bz;
60     HRESP = 0;
61     HRDATA = 32'bx;
62     U_REQ = 0;
63     U_LOCK = 0;
64     U_WRITE = 0;
65     U_ADDR = 16'bx;
66     U_WDATA = 32'bx;
67     U_SLAVE = 0;
68
69     // Wait 100 ns for global reset to finish
70     #100;
71
72     // Add stimulus here
73 /*
74     #100 U_REQ = 0; U_LOCK = 0; U_WRITE = 0; U_ADDR = 12'b0; U_WDATA = 32'bx; U_SLAVE = 2'b00;
75     HGRANT = 0; HRESP = 2'b00; HREADY = 1'bz;
76
77     // Write
78     #100 U_REQ = 1; U_LOCK = 0; U_WRITE = 1; U_ADDR = 12'd3; U_WDATA = $random; U_SLAVE = 2'
79         b01;
80         HGRANT = 1; HRESP = 2'b00; #20 HREADY = 1;
81
82     #40 U_REQ = 0; #60 U_LOCK = 0; U_WRITE = 0; U_ADDR = 12'b0; U_SLAVE = 2'b01;
83         HGRANT = 0; HRESP = 2'b00; #40 HREADY = 1'bz;
84
85     // Write with reset
86     #100 U_REQ = 1; U_LOCK = 0; U_WRITE = 1; U_ADDR = 12'd3; U_WDATA = $random; U_SLAVE = 2'

```

```

      b01;
86     HGRANT = 1; HRESP = 2'b00; #20 HREADY = 1;
87
88 #40 U_REQ = 0; #60 U_LOCK = 0; U_WRITE = 0; U_ADDR = 12'b0; U_SLAVE = 2'b01;
89     HGRANT = 0; HRESP = 2'b00; #40 HREADY = 1'bz;
90
91 // Read
92 #100 U_REQ = 1; U_LOCK = 0; U_WRITE = 0; U_ADDR = 12'd3; U_SLAVE = 2'b01;
93     HRESP = 2'b00; HGRANT = 1; #20 HREADY = 1;
94
95 #40 U_REQ = 0; U_LOCK = 0; U_WRITE = 0; U_ADDR = 12'd3; U_SLAVE = 2'b01;
96     HRESP = 2'b00; HRDATA = U_WDATA;
97
98 #10 U_REQ = 0; U_LOCK = 0; U_WRITE = 0; U_ADDR = 12'd3; U_SLAVE = 2'b01;
99     HRESP = 2'b00; HREADY = 1;
100
101 #70 HGRANT = 0; #20 HRDATA = 32'bx; HREADY = 1'bz;/*
102
103 // Split
104
105 // Write
106 #100 U_REQ = 1; U_LOCK = 0; U_WRITE = 1; U_ADDR = 12'd3; U_WDATA = $random; U_SLAVE = 2'
107     b01;
108     HGRANT = 1; HRESP = 2'b00; #20 HREADY = 1;
109
110 #40 U_REQ = 0; #60 U_LOCK = 0; U_WRITE = 0; U_ADDR = 12'b0; U_SLAVE = 2'b01;
111     HGRANT = 0; HRESP = 2'b00; #40 HREADY = 1'bz;
112
113 // Read
114 #100 U_REQ = 1; U_LOCK = 0; U_WRITE = 0; U_ADDR = 12'd3; U_SLAVE = 2'b01;
115     HRESP = 2'b00; HGRANT = 1; #20 HREADY = 1;
116
117 // Split invoked
118
119 #20 HREADY = 1; HRESP = 2'b11; #20 HGRANT = 0; #20 U_REQ = 0;
120
121 // Split revoked
122
123 #250 HREADY = 1; HRESP = 2'b00; HGRANT = 1;
124
125 #40 U_REQ = 0; U_LOCK = 0; U_WRITE = 0; U_ADDR = 12'd3; U_SLAVE = 2'b01;
126     HRESP = 2'b00; HRDATA = U_WDATA;
127
128 #10 U_REQ = 0; U_LOCK = 0; U_WRITE = 0; U_ADDR = 12'd3; U_SLAVE = 2'b01;
129     HRESP = 2'b00; HREADY = 1;
130
131 #70 HGRANT = 0; #20 HRDATA = 32'bx; HREADY = 1'bz;
132 end
133 endmodule

```

#### Verilog Code 7: Master.v

```

1 'timescale 1ns / 1ps
2
3 //Transfer types
4 `define IDLE 1'b0
5 `define START 1'b1
6 //`define IDLE_TRANS 2'b11
7
8 //Response types
9 `define OKAY 2'b00
10 `define ERROR 2'b01
11 `define RETRY 2'b10
12 `define SPLIT 2'b11
13
14
15 module Master (
16   input CLK,
17   input RST,
18
19   input HGRANT,
20   input HREADY,
21   input [1:0] HRESP,
22   input [31:0] HRDATA,

```

```

23
24     output reg HREQ ,
25     output reg HLOCK ,
26
27
28     output reg [15:0] HADDR ,
29     output reg [31:0] HWDATA ,
30     output reg AB ,
31
32 //External triggers for testing
33     input U_REQ ,
34     input U_LOCK ,
35     input U_WRITE ,
36     input [11:0] U_ADDR ,
37     input [31:0] U_WDATA ,
38     input [1:0] U_SLAVE
39 );
40
41
42 parameter [2:0] IDLE = 3'd0;
43 parameter [2:0] REQUEST = 3'd1;
44 parameter [2:0] TRANS_BEGIN = 3'd2;
45 parameter [2:0] TRANS_END = 3'd3;
46 parameter [2:0] TRANS_RD_HOLD = 3'd4;
47 parameter [2:0] SPLIT = 3'd5;
48
49 reg [15:0] ADDR ;
50 reg [31:0] R_DATA ;
51 reg [2:0] ADDR_INC = 12'd4; //WORD increment
52 reg [11:0] PC; // program counter
53 reg TRANS ;
54
55 reg HWRITE ;
56
57 reg [2:0] state ;
58
59 initial begin
60     AB = 1'bz;
61     state = IDLE; //initially idle state
62     R_DATA = 32'bzz;
63 end
64
65 always @ (posedge CLK or posedge RST )
66
67 begin
68     if(RST == 1)
69         begin
70
71         HREQ <= 1'b0;
72         HLOCK <= 1'b0; //master has lock
73         HADDR <= 16'bx;
74         HWDATA <= 32'bx;
75         state <= IDLE;
76
77     end
78
79 else begin
80
81     case(state)
82
83         IDLE: begin
84
85             HREQ <= 1'b0;
86             HLOCK <= 1'b0; //master has lock
87             TRANS <= 'IDLE; // in idle state
88             ADDR <= 16'bx;
89             ADDR[15] <= TRANS;
90             HADDR <= ADDR;
91             HWRITE = U_WRITE;
92             state <= (U_REQ == 1)?REQUEST:IDLE;
93
94         end
95
96         REQUEST : begin
97
98             HWDATA <= 32'bx;

```

```

99      HREQ <= U_REQ;
100     HLOCK <= U_LOCK;
101     if(HGRANT) begin
102
103       ADDR[11:0] <= U_ADDR;
104       HREQ <= 1'b1;
105       HLOCK <= U_LOCK; //master has no lock
106       state <= TRANS_BEGIN;
107
108     end
109     else state <= REQUEST;
110   end
111
112 TRANS_BEGIN: begin
113
114   //if(HREADY) begin
115   HREQ <= 1'b0;
116   TRANS <= 'IDLE; // non sequence state in trans
117   ADDR[15] <= TRANS;
118   ADDR[14:13] <= U_SLAVE; // Input target slave
119   HWRITE = U_WRITE; // Read / Write CTRL - EXT TRIG
120   //
121   ADDR[12] <= HWRITE;
122   HADDR <= ADDR;
123   PC <= ADDR[11:0] + ADDR_INC; // Program Counter register increment
124   state <= TRANS_END;
125   //##50;
126   //end
127 end
128
129 TRANS_END: begin
130
131   HLOCK <= U_LOCK;
132   TRANS <= 'START;
133   ADDR[15] <= TRANS;
134   HADDR <= ADDR;
135   //R_DATA <= 0;
136
137   if(HREADY == 1) begin
138
139     if(U_WRITE == 1)
140       begin
141         HWDATA <= U_WDATA; //write the data
142         state <= (HLOCK == 1 || HREADY != 1)?TRANS_BEGIN:IDLE;
143       end
144     else if(U_WRITE == 0)
145       begin
146         state <= TRANS_RD_HOLD;
147       end
148
149     /*else
150      begin
151        if(HLOCK == 1)
152          begin
153            state <= TRANS_BEGIN;
154          end
155        else
156          begin
157            state <= (HREADY != 1)?TRANS_BEGIN:IDLE;
158          end
159      end*/
160   end
161
162   else if(HRESP == 'SPLIT) state <= SPLIT;
163
164   else state <= TRANS_END;
165
166   //end
167   //else if(HRESP == 'ERROR) state <= IDLE;
168   //else if(HRESP == 'RETRY) state <= TRANS_BEGIN;
169   //else if(HRESP == 'SPLIT) state <= SPLIT;
170 end
171
172 TRANS_RD_HOLD: begin
173
174   if (HRESP == 'SPLIT) state <= SPLIT;

```

```

175     else
176         begin
177             HLOCK <= U_LOCK;
178             R_DATA <= (HRDATA !== 32'bx)?HRDATA:32'bz; //read the data
179             state <= (HLOCK == 1 || HRDATA === 32'bx || HREADY != 1)?TRANS_RD_HOLD:IDLE;
180         end
181     end
182
183     SPLIT: begin
184         if(HGRANT) state <= TRANS_RD_HOLD;
185     end
186     endcase
187 end
188
189 end
190
191 endmodule

```

---

## 6 Slave Design

### 6.1 Slave Address Mapping




Figure 21: Address Break Down

The above diagram shows the address mapping for the 2K and 4K address mapping. Each 2K slave reads this entire 16-bit address and control data packet and slices the first 11-bits to decode the target memory location. The 4K slave slices the first 12-bits to target its memory location.

### 6.2 Split Slave




Figure 22: Split Slave Block

The split slave pinout with control inputs is shown above. This module has only a single user control input, used to trigger a split request, to emulate the behaviour of transaction that takes too long to complete in the allocated time. In this bus architecture, the split behaviour is modeled for read operations only, since in a typical scenario, split requests for read operations have higher occurrences due to read operations typically requiring more time to complete than write operations.

<i>User Control Input</i>	<i>Description</i>
USPLIT	Toggled HIGH when user wants Slave to issue split request to Arbiter to split current read operation. When toggled LOW, the appropriate Master and Slave are connected back by the Arbiter to resume completion of transaction.

Table 4: Description 3

### 6.3 Slave (2K / 4K)




Figure 23: Slave (2K / 4K) Block

The Non-split capable slave modules do not have any user controllable inputs. They have all the functionality of the split slave without the additional split capability.

## 6.4 Split Slave State Transition Diagram




Figure 24: Slave State Diagram

## 6.5 Slave Verification

Write, Reset, Read Operation




Figure 25: Write, Reset, Read Operation

No	Operation
1	SEL pin toggled HIGH to enable Slave.
2	32-bit data arrives on Write Bus.
3	Memory address and control instructions arrive on Address Bus, transfer start signal given.
4	HWRITE toggled HIGH in this operation to specify an impending WRITE operation.
5	Data successfully written to target memory address in Slave.
6	SEL pin toggled HIGH to enable Slave.
7	32-bit data arrives on Write Bus.
8	Memory address and control instructions arrive on Address Bus, transfer start signal given.
9	HWRITE toggled HIGH in this operation to specify an impending WRITE operation.
10	Data successfully written to target memory address in Slave.
11	Reset pin triggered.
12	Temporary register storing target address in Slave cleared on reset. Main memory not cleared.
13	Temporary register storing Master ID cleared on reset.
14	Slave transitions back to IDLE state on reset.
15	SEL pin toggled HIGH to enable Slave.
16	Memory address and control instructions arrive on Address Bus, transfer start signal given.
17	HWRITE toggled LOW in this operation to specify an impending READ operation.
18	Target register data fetched and deployed successfully on Read Bus.

Table 5: Description 4

## Write, Split, Read Operation




Figure 26: Write, Split, Read Operation

No	Operation
1	SEL pin toggled HIGH to enable Slave.
2	32-bit data arrives on Write Bus.
3	Memory address and control instructions arrive on Address Bus, transfer start signal given.
4	HWRITE toggled HIGH in this operation to specify an impending WRITE operation.
5	Data successfully written to target memory address in Slave.
6	SEL pin toggled HIGH to enable Slave.
7	Memory address and control instructions arrive on Address Bus, transfer start signal given.
8	User triggers split command HIGH to slave.
9	Slave response changes to Split response – 2'b11. This line is monitored by Arbiter and Masters.
10	Slave transitions to Split State.
11	User toggles split command LOW to Slave, specifying to resume completion of split transaction.
12	Slave issues Master ID of master that was terminated when performing the split to Arbiter requesting that it be connected back. Split resume requests are given the highest priority in this bus architecture.
13	SEL pin toggled HIGH to enable Slave.
14	Slave transitions back to Read state to resume transaction.
15	Target register data fetched and deployed successfully on Read Bus.

Table 6: Description 5

## 7 Arbiter Module

The arbiter module ensures that only one bus master at a time is allowed to initiate data transfers. Even though the arbitration protocol is fixed, any arbitration algorithm, such as highest priority or fair access can be implemented depending on the application requirements. The proposed architecture includes only one arbiter, although this would be trivial in single bus master systems.




Figure 27: Arbiter Block

## 7.1 Arbitration

To communicate Master 1 and 2 with Slaves, It should go through the arbiter, Arbiter going to select which master going to connect which slave, write access (not read access) and priority selection.

Each master also generates an HLOCK\_x signal which is used to indicate that the master requires exclusive access to the bus. Arbiter in proposed architecture uses HREQ\_1, HREQ\_2 for normal read write operations, To demostrate priority based, It uses HLOCK\_1, HLOCK\_2 signals by Master 1 and Master 2 respectively. In case if HREQ\_1 & HLOCK\_1 is set high at first Master 1 has higher priority than Master 2, As a result HGRANT\_1 will be set high.

Priority selection for split slave: **Split request > Locked request > Normal request**




Figure 28: Arbiter State Diagram

## 7.2 RTL

Verilog Code 8: Arbiter.v

```
1  `timescale 1ns / 1ps
2
3  module Arbiter(
4
5    CLK,
6    RST,
7    HREQ_1,
8    HLOCK_1,
9    HREQ_2,
10   HLOCK_2,
11   HSPLIT,
12   HRESP,
13   HGRANT_1,
14   HGRANT_2,
15   HMAS,
16   MLOCK,
17   SEL,AB,
18   HREADY
19   );
20
21   input CLK;
22   input RST;
23   input HREQ_1;
24   input HLOCK_1;
25   input HREQ_2;
26   input HLOCK_2;
27   input [1:0] HSPLIT;
28   input [1:0] HRESP;
29
30   input HREADY;
31
32   output reg HGRANT_1;
33   output reg HGRANT_2;
34   output reg [1:0] HMAS;
35   output reg MLOCK;
36   output reg [1:0] SEL;
37   output reg AB;
38
39 //-----
40   parameter SPLIT = 2'b11;
41   parameter IDLE = 2'b00;
42   parameter GRANT1 = 2'b01;
43   parameter GRANT2 = 2'b10;
44
45   reg [1:0] state;
46   reg g1;
47   reg g2;
48   reg [1:0] grant_save;
49
50
51 initial begin
52   AB = 1'bz;
53   state = IDLE;
54 end
55
56 always@(posedge CLK or posedge RST)
57 begin
58   if(RST == 1)
59     begin
60       HGRANT_1 <= 0;
61       HGRANT_2 <= 0;
62       HMAS <= 0;
63       MLOCK <= 0;
64       SEL <= 2'b00;
65       grant_save <= 0; // saves info about the previous master granted access to the bus
66       state <= IDLE;
67
68     end
69   else
70     begin
71
72     state <= IDLE;
```

```

73
74     case(state)
75
76     IDLE:begin
77
78         HGRANT_1 <= 0;
79         HGRANT_2 <= 0;
80         HMAS <= 0;
81         MLOCK <= 0;
82         SEL <= 2'b00;
83
84 // Priority order = Split request > Locked request > normal request
85 // Master 1 - 01, Master 2 - 10
86
87     if(HSPLIT == 2'b01) // Split request from slave 1 asking master 1 to connect
88         begin
89             state <= GRANT1;
90         end
91     else if(HSPLIT == 2'b10) // split request from slave 1 asking master 2 to connect
92         begin
93             state <= GRANT2;
94         end
95     else if(HREQ_1 == 1 && HREQ_2 == 0) // normal request only from master 1
96         begin
97             state <= GRANT1;
98         end
99     else if(HREQ_1 == 0 && HREQ_2 == 1) // normal request only from master 2
100        begin
101            state <= GRANT2;
102        end
103    else if(HREQ_1 == 1 && HREQ_2 == 1) //Priority selection of masters
104        begin
105            if(HSPLIT == 2'b01 || HLOCK_1) // checks for split request from slave 1 asking
106                master 1 to connect OR a locked request from master 1
107                begin
108                    state <= GRANT1;
109                end
110            else if(HSPLIT == 2'b10 || HLOCK_2) // checks for split request from slave 1
111                asking master 2 to connect OR a locked request from master 2
112                begin
113                    state <= GRANT2;
114                end
115            else // signals with equal normal priority
116                begin
117                    if (grant_save == 2'b01) // variable storing previous master ID
118                        begin
119                            state <= GRANT2;
120                        end
121                    else if(grant_save == 2'b10)
122                        begin
123                            state <= GRANT1;
124                        end
125                    else
126                        begin
127                            state <= GRANT1; // Default grant to master 1 on start
128                        end
129                    end
130                begin
131                    state <= IDLE;
132                end
133            end
134
135
136     GRANT1:begin // access given to Master 1
137
138         HGRANT_1 <= 1;
139         HGRANT_2 <= 0;
140         HMAS <= 2'b01; // unique ID of Master 1 - 01
141         MLOCK <= HLOCK_1;
142         SEL <= 2'b01; // goes to the address and write muxes
143         grant_save <= 2'b01;
144
145     if(HRESP == SPLIT) // If split response issued, grant switched to other master

```

```

147      begin
148          state <= GRANT2;
149      end
150  else
151      begin
152          state <= (HLOCK_1 || HRESP == 2'b00 || HREADY == 1'b0)?GRANT1:IDLE; // (some
153          condition)?if_TRUE:if_FALSE Ternary operator
154      end
155  end
156
157 GRANT2:begin
158
159     HGRANT_1 <= 0;
160     HGRANT_2 <= 1;
161     HMAS <= 2'b10;
162     MLOCK <= HLOCK_2;
163     SEL <= 2'b10;
164     grant_save <= 2'b10;
165
166     if(HRESP == SPLIT)
167         begin
168             state <= GRANT1;
169         end
170     else
171         begin
172             state <= (HLOCK_2 || HRESP == 2'b00 || HREADY == 1'b0)?GRANT2:IDLE;
173         end
174     end
175 endcase
176 end
177 end
178
179 endmodule

```

Below code is the testbench for the arbiter verification. With that arbiter was verified using Xilinx ISE for following cases.

- Single master request
- Two master requests
- Two master priority requests
- Asynchronous reset test

#### Verilog Code 9: TEST\_ARBITER.v

```

1 'timescale 1ns / 1ps
2
3 module Test_Arbiter;
4
5     // Inputs
6     reg CLK;
7     reg RST;
8     reg HREQ_1;
9     reg HLOCK_1;
10    reg HREQ_2;
11    reg HLOCK_2;
12    reg [1:0] HSPLIT;
13    reg [1:0] HRESP;
14
15    // Outputs
16    wire HGRANT_1;
17    wire HGRANT_2;
18    wire [1:0] HMAS;
19    wire MLOCK;
20    wire [1:0] SEL;
21    wire AB;
22
23    // Instantiate the Unit Under Test (UUT)
24    Arbiter uut (
25        .CLK(CLK),
26        .RST(RST),

```

```

27     .HREQ_1(HREQ_1),
28     .HLOCK_1(HLOCK_1),
29     .HREQ_2(HREQ_2),
30     .HLOCK_2(HLOCK_2),
31     .HSPLIT(HSPLIT),
32     .HRESP(HRESP),
33     .HGRANT_1(HGRANT_1),
34     .HGRANT_2(HGRANT_2),
35     .HMAS(HMAS),
36     .MLOCK(MLOCK),
37     .SEL(SEL),
38     .AB(AB),
39     .HREADY(HREADY)
40   );
41
42   always #15 CLK = !CLK;
43
44   initial begin
45     #400 RST = 1;
46     #50 RST = 0;
47   end
48
49   initial begin
50     // Initialize Inputs
51     CLK = 0;
52     RST = 0;
53
54     // Wait 100 ns for global reset to finish
55
56     #100 HREQ_1 <= 1; HREQ_2 <= 0; HRESP <= 0; HSPLIT <= 0; HLOCK_1 <= 0; HLOCK_2 <= 0; // 
57     // Master 1 request
58
59     #100 HREQ_1 <= 0; HREQ_2 <= 0; HRESP <= 2'b01; HSPLIT <= 0; HLOCK_1 <= 0; HLOCK_2 <= 0;
60
61     #100 HREQ_1 <= 1; HREQ_2 <= 1; HRESP <= 0; HSPLIT <= 0; HLOCK_1 <= 0; HLOCK_2 <= 0; // 
62     // Master 1 & 2 request
63
64     #200 HREQ_1 <= 0; HREQ_2 <= 0; HRESP <= 2'b01; HSPLIT <= 0; HLOCK_1 <= 0; HLOCK_2 <= 0;
65
66     #100 HREQ_1 <= 1; HREQ_2 <= 1; HRESP <= 0; HSPLIT <= 0; HLOCK_1 <= 1; HLOCK_2 <= 0; // 
67     // Master 1 priority request
68
69   end
70 endmodule

```

---

### 7.3 Test cases, Timing diagrams




Figure 29: Arbiter Timing Diagram

## 8 Top Level Verification

### 8.1 Single Master Request

Write, Reset, Read Operation

Arbiter




Figure 30: Write, Reset, Read Operation

No	Operation
1	Master 1 requests for bus access.
2	Master 1 granted bus access.
3	Master 1 deploys address and control data on Address Bus.
4	Master 2 requests for bus access..
5	Master 2 granted bus access..
6	Reset pin triggered.
7	Arbiter transitions to IDLE state upon reset.
8	Master 1 requests for bus access.
9	Master 1 granted bus access.
10	Master 1 deploys address and control data on Address Bus.

Table 7: Description 6

Master 1




Figure 31: Write, Reset, Read Operation

No	Operation
1	User commands Master 1 to prompt Arbiter for bus access.
2	Master 1 requests access from Arbiter, remains HIGH till access granted.
3	Master toggle HWRITE HIGH to notify of a WRITE impending operation
4	Arbiter provides bus access to Master 1.
5	Master deploys target slave device, memory address and control signals on Address Bus.
6	Master deploys the user defined 32-bit data to be written to slave memory on Write Bus.
7	Master state transitions back to IDLE after successful transaction.
8	Reset signal asserted. All temporary registers will be cleared, and Master will return to IDLE state.
9	Address Bus data cleared.
10	User commands Master 1 to prompt Arbiter for bus access.
11	Master requests access from Arbiter, remains HIGH till access granted.
12	Master toggle HWRITE LOW to notify of a READ impending operation
13	Arbiter provides bus access to Master 1.
14	Master deploys target slave device, memory address and control signals on Address Bus.
15	Master state transitions to Trans_RD_HOLD state to wait for read data to show on the Read Bus.
16	Master reads data arriving on the Read Bus.
17	Master successfully saves read data to a temporary storage register, R_DATA.

Table 8: Description 7

## Master 2




Figure 32: Write, Reset, Read Operation

No	Operation
1	User commands Master 2 to prompt Arbiter for bus access.
2	Master 2 requests access from Arbiter, remains HIGH till access granted.
3	Master toggle HWRITE HIGH to notify of a WRITE impending operation
4	Master toggle HWRITE HIGH to notify of a WRITE impending operation
5	Master deploys target slave device, memory address and control signals on Address Bus.
6	Reset signal asserted. All temporary registers will be cleared, and Master will return to IDLE state.
7	Address Bus data cleared.
8	Reset signal asserted. All temporary registers will be cleared, and Master will return to IDLE state.

Table 9: Description 8

## Slave 1




Figure 33: Write, Reset, Read Operation

No	Operation
1	SEL pin toggled HIGH to enable Slave.
2	Memory address and control instructions arrive on Address Bus, transfer start signal given.
3	HWRITE toggled HIGH in this operation to specify an impending WRITE operation.
4	32-bit data arrives on Write Bus.
5	Data successfully written to target memory address in Slave.
6	Reset pin triggered.
7	SEL pin toggled HIGH to enable Slave.
8	Memory address and control instructions arrive on Address Bus, transfer start signal given.
9	HWRITE toggled LOW in this operation to specify an impending READ operation.
10	Target register data fetched and deployed successfully on Read Bus.

Table 10: Description 9

Slave 2




Figure 34: Write, Reset, Read Operation

No	Operation
1	SEL pin toggled HIGH to enable Slave.
2	Memory address and control instructions arrive on Address Bus, transfer start signal given.
3	Reset pin triggered.
4	Reset signal asserted. All temporary registers will be cleared, and Slave will return to IDLE state.

Table 11: Description 10

## 8.2 Two Master Requests, with Priority

Write Operation

Arbiter




Figure 35: Write Operation

No	Operation
1	Master 1, Master 2 requests for bus access. Master 2 requests locked priority access.
2	Master 2 granted bus access.
3	Temporary register stores Master ID of current master given access to the bus.
4	Master 2 request signal pulled LOW once Arbiter grants access..
5	Master 2 releases lock of bus.
6	Arbiter removes bus access to Master 2 once lock pulled LOW.

Table 12: Description 11

Master 1




Figure 36: Write Operation

No	Operation
1	User commands Master 1 to request access for bus from Arbiter.
2	Master 1 requests for bus access.
3	Arbiter denies granting bus access to Master 1.

Table 13: Description 12

Master 2




Figure 37: Write Operation

No	Operation
1	User commands Master 2 to prompt Arbiter for bus access.
2	Master toggle HWRITE HIGH to notify of a WRITE impending operation
3	Master 2 requests access from Arbiter, remains HIGH till access granted.
4	Master 2 requests for locked access to bus. Lock toggled HIGH.
5	Arbiter provides bus access to Master 2.
6	Master deploys target slave device, memory address and control signals on Address Bus.
7	Master deploys the user defined 32-bit data to be written to slave memory on Write Bus.
8	Lock toggled LOW, releasing access to bus.
9	Arbiter removes bus access to Master 2 once lock pulled LOW.

Table 14: Description 13

Slave 1




Figure 38: Write Operation

No	Operation
1	Master 2 given control of bus. Arbiter send Master ID to Slave 1.
2	Master 2 locks the bus for transaction. Arbiter tells Slave that the bus is currently performing a locked operation.
3	SEL pin toggled HIGH to enable Slave.
4	Memory address and control instructions arrive on Address Bus, transfer start signal given.
5	HWRITE toggled HIGH in this operation to specify an impending WRITE operation.
6	32-bit data arrives on Write Bus.
7	Data successfully written to target memory address in Slave.
8	Master 2 releases lock on bus.
9	Arbiter removes grant access to Master 2. Slave 1 is disabled by toggling SEL, LOW.

Table 15: Description 14

### 8.3 Split Transaction

Write, Split, Write, Read Operation

Arbiter




Figure 39: Write, Split, Write, Read Operation

No	Operation
1	Master 1 requests for bus access.
2	Master 1 granted bus access.
3	Master 1 deploys address and control data on Address Bus.
4	Master 1 requests for bus access.
5	Master 1 granted bus access.
6	Split response triggered
7	Arbiter revokes bus access to Master 1.
8	Master 2 requests for bus access.
9	Master 2 granted bus access.
10	Master 1 deploys address and control data on Address Bus.
11	Split Slave 1 sends reconnect request with Master ID to Arbiter, to complete split transaction..
12	Master 1 does not request for bus access.
13	Master 1 granted bus access as prompted by Slave 1 to complete split transaction.

Table 16: Description 15

Master 1




Figure 40: Write, Split, Write, Read Operation

No	Operation
1	User commands Master 1 to prompt Arbiter for bus access.
2	Master 1 requests access from Arbiter, remains HIGH till access granted.
3	Master toggle HWRITE HIGH to notify of a WRITE impending operation
4	Arbiter provides bus access to Master 1.
5	Master deploys target slave device, memory address and control signals on Address Bus.
6	Master deploys the user defined 32-bit data to be written to slave memory on Write Bus.
7	User commands Master 1 to prompt Arbiter for bus access.
8	Master 1 requests access from Arbiter, remains HIGH till access granted.
9	Master toggle HWRITE HIGH to notify of a WRITE impending operation
10	Arbiter provides bus access to Master 1.
11	Split response triggered
12	Arbiter revokes bus access to Master 1.
13	Master 1 transitions states to Split state.
14	Master 1 granted bus access as prompted by Slave 1 to complete split transaction.
15	Master 1 transitions back to Trans_RD_HOLD state to await read data arriving from Slave 1.
16	Master reads data arriving on the Read Bus.
17	Master successfully saves read data to a temporary storage register, R_DATA.

Table 17: Description 16

## Master 2




Figure 41: Write, Split, Write, Read Operation

No	Operation
1	User commands Master 2 to prompt Arbiter for bus access.
2	Master 2 requests access from Arbiter, remains HIGH till access granted.
3	Master toggle HWRITE HIGH to notify of a WRITE impending operation
4	Arbiter provides bus access to Master 2.
5	Master deploys target slave device, memory address and control signals on Address Bus.
6	Master deploys the user defined 32-bit data to be written to slave memory on Write Bus.

Table 18: Description 17

## Slave 1




Figure 42: Write, Split, Write, Read Operation

No	Operation
1	SEL pin toggled HIGH to enable Slave.
2	Memory address and control instructions arrive on Address Bus, transfer start signal given.
3	HWRITE toggled HIGH in this operation to specify an impending WRITE operation.
4	32-bit data arrives on Write Bus.
5	Data successfully written to target memory address in Slave.
6	User triggers split command HIGH to slave.
7	SEL pin toggled HIGH to enable Slave.
8	Memory address and control instructions arrive on Address Bus, transfer start signal given.
9	HWRITE toggled LOW in this operation to specify an impending READ operation.
10	User invoked split command registered in Slave temporary address.
11	Slave response changes to Split response – 2'b11. This line is monitored by Arbiter and Masters.
12	Arbiter revokes bus access to Slave 1. Slave disabled as SEL pulled LOW.
13	User toggles split command LOW to Slave, specifying to resume completion of split transaction.
14	Slave response changes from split, as it changes states from Split state.
15	Memory address and control instructions arrive on Address Bus, transfer start signal given.
16	SEL pin toggled HIGH to enable Slave.
17	Target register data fetched and deployed successfully on Read Bus.

Table 19: Description 18

Slave 2




Figure 43: Write, Split, Write, Read Operation

No	Operation
1	SEL pin toggled HIGH to enable Slave.
2	Memory address and control instructions arrive on Address Bus, transfer start signal given.
3	HWRITE toggled HIGH in this operation to specify an impending WRITE operation.
4	32-bit data arrives on Write Bus.
5	Data successfully written to target memory address in Slave.

Table 20: Description 19

## 8.4 RTL

Verilog Code 10: TEST\_TOP\_MODULE.v

```

1 `timescale 1ns / 1ps
2
3 module Test_TOP_MODULE;
4
5 // Inputs
6 reg RST;
7 reg CLK;
8 reg U1_REQ;
```

```

9   reg U1_LOCK;
10  reg U1_WRITE;
11  reg [11:0] U1_ADDR;
12  reg [31:0] U1_WDATA;
13  reg [1:0] U1_SLAVE;
14  reg U2_REQ;
15  reg U2_LOCK;
16  reg U2_WRITE;
17  reg [11:0] U2_ADDR;
18  reg [31:0] U2_WDATA;
19  reg [1:0] U2_SLAVE;
20  reg U_SPLIT;
21
22 // Outputs
23 wire AB;
24
25 // Instantiate the Unit Under Test (UUT)
26 TOP_MODULE uut (
27   .RST(RST),
28   .CLK(CLK),
29   .U1_REQ(U1_REQ),
30   .U1_LOCK(U1_LOCK),
31   .U1_WRITE(U1_WRITE),
32   .U1_ADDR(U1_ADDR),
33   .U1_WDATA(U1_WDATA),
34   .U1_SLAVE(U1_SLAVE),
35   .U2_REQ(U2_REQ),
36   .U2_LOCK(U2_LOCK),
37   .U2_WRITE(U2_WRITE),
38   .U2_ADDR(U2_ADDR),
39   .U2_WDATA(U2_WDATA),
40   .U2_SLAVE(U2_SLAVE),
41   .U_SPLIT(U_SPLIT),
42   .AB(AB)
43 );
44
45 always #10 CLK=~CLK;
46 /*
47 initial begin
48 #1200 RST = 1; // Random reset stimuli
49 #40 RST = 0;
50 end
51 */
52
53 initial begin
54   // Initialize Inputs
55   RST = 0;
56   CLK = 0;
57   U1_REQ = 0;
58   U1_LOCK = 0;
59   U1_WRITE = 0;
60   U1_ADDR = 0;
61   U1_WDATA = 0;
62   U1_SLAVE = 0;
63   U2_REQ = 0;
64   U2_LOCK = 0;
65   U2_WRITE = 0;
66   U2_ADDR = 0;
67   U2_WDATA = 0;
68   U2_SLAVE = 0;
69   U_SPLIT = 0;
70
71 // Wait 100 ns for global reset to finish
72 #100;
73
74 // Add stimulus here
75
76 // #200;
77
78 //---One Master Request with Write/Read-----
79
80 /* // WRITE from Master 1 to Slave 1
81 #200 U1_REQ = 0; U1_LOCK = 0; U1_WRITE = 0; U1_ADDR = 12'b0; U1_WDATA = 32'b0; U1_SLAVE =
82           2'b00;
83
84 #100 U1_REQ = 1; U1_LOCK = 0; U1_WRITE = 1; U1_ADDR = 12'd4; U1_WDATA = $random; U1_SLAVE

```

```

        = 2'b01;
84
85 #100 U1_REQ = 0; U1_LOCK = 0; U1_WRITE = 1; U1_ADDR = 12'd4; U1_SLAVE = 2'b01;
86
87 #200 U1_REQ = 0; U1_LOCK = 0; U1_WRITE = 0; U1_ADDR = 12'd0; U1_WDATA = 32'b0; U1_SLAVE =
     2'b00;
88
89 // WRITE from Master 2 to Slave 2
90 #200 U2_REQ = 0; U2_LOCK = 0; U2_WRITE = 0; U2_ADDR = 12'b0; U2_WDATA = 32'b0; U2_SLAVE =
     2'b00;
91
92 #100 U2_REQ = 1; U2_LOCK = 0; U2_WRITE = 1; U2_ADDR = 12'd4; U2_WDATA = $random; U2_SLAVE =
     2'b10;
93
94 #100 U2_REQ = 0; U2_LOCK = 0; U2_WRITE = 1; U2_ADDR = 12'd4; U2_SLAVE = 2'b10;
95
96 #200 U2_REQ = 0; U2_LOCK = 0; U2_WRITE = 0; U2_ADDR = 12'd0; U2_WDATA = 32'b0; U2_SLAVE =
     2'b00;
97
98 // READ from Slave 1 to Master 1
99 #100 U1_REQ = 1; U1_LOCK = 0; U1_WRITE = 0; U1_ADDR = 12'd4; U1_SLAVE = 2'b01;
100
101 #100 U1_REQ = 0; U1_LOCK = 0; U1_WRITE = 0; U1_ADDR = 12'd4; U1_SLAVE = 2'b01;
102
103 #100 U1_REQ = 0; U1_LOCK = 0; U1_WRITE = 0; U1_ADDR = 12'd4; U1_SLAVE = 2'b00;
104 */
105 //---Two Master Request with equal priorities-----
106
107 /* #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 0; U2_WRITE = 0;
   U1_ADDR = 12'b0;
      U2_ADDR = 12'b0; U1_WDATA = 32'b0; U2_WDATA = 32'b0; U1_SLAVE = 2'b00; U2_SLAVE = 2'
      b00;
108
109 // Master 1 + Master 2 request and write to Slave 1 (Master 1 granted access)
110 #200 U1_REQ = 1; U2_REQ = 1; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 1; U2_WRITE = 1; U1_ADDR
     = 12'd1;
111     U2_ADDR = 12'd3; U1_WDATA = $random; U2_WDATA = $random; U1_SLAVE = 2'b01; U2_SLAVE =
     2'b01;
112
113 #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 1; U2_WRITE = 0; U1_ADDR
     = 12'd1;
114     U2_ADDR = 12'b0; U1_SLAVE = 2'b01; U2_SLAVE = 2'b01;
115
116 #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 0; U2_WRITE = 0;
     U1_ADDR = 12'b0;
117     U2_ADDR = 12'b0; U1_WDATA = 32'b0; U2_WDATA = 32'b0; U1_SLAVE = 2'b00; U2_SLAVE =
     2'b00;
118
119 // Master 1 + Master 2 request and write to Slave 1 (Master 2 granted access)
120 #200 U1_REQ = 1; #20 U2_REQ = 1; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 1; U2_WRITE = 1;
     U1_ADDR = 12'd1;
121     U2_ADDR = 12'd3; U1_WDATA = $random; U2_WDATA = $random; U1_SLAVE = 2'b01; U2_SLAVE =
     2'b01;
122
123 #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 0; U2_WRITE = 1;
     U1_ADDR = 12'd1;
124     U2_ADDR = 12'b0; U1_SLAVE = 2'b01; U2_SLAVE = 2'b01;
125
126 #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 0; U2_WRITE = 0; U1_ADDR
     = 12'b0;
127     U2_ADDR = 12'b0; U1_WDATA = 32'b0; U2_WDATA = 32'b0; U1_SLAVE = 2'b00; U2_SLAVE =
     2'b00;
128
129 */
130 //---Two Master Request with different priorities-----
131
132 /* #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 0; U2_WRITE = 0;
   U1_ADDR = 12'b0;
      U2_ADDR = 12'b0; U1_WDATA = 32'b0; U2_WDATA = 32'b0; U1_SLAVE = 2'b00; U2_SLAVE = 2'
      b00;
133
134 // Master 1 + Master 2 request and write to Slave 1 (Master 2 HLOCK invoked priority)
135 #200 U1_REQ = 1; U2_REQ = 1; U1_LOCK = 0; U2_LOCK = 1; U1_WRITE = 1; U2_WRITE = 1; U1_ADDR
     = 12'd1;
136     U2_ADDR = 12'd3; U1_WDATA = $random; U2_WDATA = $random; U1_SLAVE = 2'b01; U2_SLAVE =
     2'b01;
137
138

```

```

139 #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 1; U1_WRITE = 0; U2_WRITE = 1;
140     U1_ADDR = 12'd1;
141     U2_ADDR = 12'b0; U1_SLAVE = 2'b01; U2_SLAVE = 2'b01;
142
143 #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 0; U2_WRITE = 0; U1_ADDR
144     = 12'b0;
145     U2_ADDR = 12'b0; U1_WDATA = 32'b0; U2_WDATA = 32'b0; U1_SLAVE = 2'b00; U2_SLAVE = 2'
146         b00;
147 */
148 //---Split Transaction-----
149
150 // WRITE to Master 1
151 #200 U1_REQ = 0; U1_LOCK = 0; U1_WRITE = 0; U1_ADDR = 12'b0; U1_WDATA = 32'b0; U1_SLAVE =
152     2'b00;
153
154 #100 U1_REQ = 1; U1_LOCK = 0; U1_WRITE = 1; U1_ADDR = 12'd9; U1_WDATA = $random; U1_SLAVE
155     = 2'b01;
156
157 #100 U1_REQ = 0; U1_LOCK = 0; U1_WRITE = 1; U1_ADDR = 12'd9; U1_SLAVE = 2'b01;
158
159 #200 U1_REQ = 0; U1_LOCK = 0; U1_WRITE = 0; U1_ADDR = 12'd0; U1_WDATA = 32'b0; U1_SLAVE =
160     2'b00;
161
162 // READ from Master 1
163 #100 U1_REQ = 1; U1_LOCK = 0; U1_WRITE = 0; U1_ADDR = 12'd9; U1_SLAVE = 2'b01;
164
165 #100 U1_REQ = 0; U1_LOCK = 0; U1_WRITE = 0; U1_ADDR = 12'd9; U1_SLAVE = 2'b01; U_SPLIT =
166     1;
167
168 //---- SPLIT invoked
169
170 // WRITE from Master 2 to Slave 2
171 #200 U2_REQ = 0; U2_LOCK = 0; U2_WRITE = 0; U2_ADDR = 12'b0; U2_WDATA = 32'b0; U2_SLAVE
172     = 2'b00;
173
174 #100 U2_REQ = 1; U2_LOCK = 0; U2_WRITE = 1; U2_ADDR = 12'd6; U2_WDATA = $random;
175     U2_SLAVE = 2'b10;
176
177 #100 U2_REQ = 0; U2_LOCK = 0; U2_WRITE = 1; U2_ADDR = 12'd6; U2_SLAVE = 2'b10;
178
179 #200 U2_REQ = 0; U2_LOCK = 0; U2_WRITE = 0; U2_ADDR = 12'd0; U2_WDATA = 32'b0; U2_SLAVE =
180     2'b00;
181
182 /*
183 // Master 1 + Master 2 request and write to Slave 1 (Master 2 granted access)
184 #200 U1_REQ = 1; U2_REQ = 1; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 1; U2_WRITE = 1; U1_ADDR
185     = 12'd1;
186     U2_ADDR = 12'd3; U1_WDATA = $random; U2_WDATA = $random; U1_SLAVE = 2'b01; U2_SLAVE =
187         2'b10;
188
189 #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 1; U2_WRITE = 1; U1_ADDR
190     = 12'd1;
191     U2_ADDR = 12'b0; U1_SLAVE = 2'b01; U2_SLAVE = 2'b10;
192
193 #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 0; U2_WRITE = 0;
194     U1_ADDR = 12'b0;
195     U2_ADDR = 12'b0; U1_WDATA = 32'b0; U2_WDATA = 32'b0; U1_SLAVE = 2'b00; U2_SLAVE = 2'
196         b00;
197
198 // Master 1 + Master 2 request and write to Slave 1 (Master 1 granted access)
199 #200 U1_REQ = 1; U2_REQ = 1; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 1; U2_WRITE = 1; U1_ADDR
200     = 12'd1;
201     U2_ADDR = 12'd3; U1_WDATA = $random; U2_WDATA = $random; U1_SLAVE = 2'b01; U2_SLAVE =
202         2'b10;

```

```

195
196 #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 1; U2_WRITE = 1; U1_ADDR
197     = 12'd1;
198     U2_ADDR = 12'b0; U1_SLAVE = 2'b01; U2_SLAVE = 2'b10;
199
200 #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 0; U2_WRITE = 0;
201     U1_ADDR = 12'b0;
202     U2_ADDR = 12'b0; U1_WDATA = 32'b0; U2_WDATA = 32'b0; U1_SLAVE = 2'b00; U2_SLAVE = 2'
203         b00;
204     */
205 //---Additional priority verification
206 /*
207 #200 U1_REQ = 0; U2_REQ = 1; U1_LOCK = 0; U2_LOCK = 1; U1_WRITE = 0; U2_WRITE = 1;
208     U1_ADDR = 12'd9; U2_ADDR = 12'd9; U1_SLAVE = 2'b01; U2_SLAVE = 2'b10; U2_WDATA =
209         $random;
210     U_SPLIT = 0;
211
212 #100 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 1; U1_WRITE = 0; U2_WRITE = 1; U1_ADDR
213     = 12'd9;
214     U2_ADDR = 12'd9; U1_SLAVE = 2'b00; U2_SLAVE = 2'b10;
215
216 // #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 0; U2_WRITE = 0;
217     U1_ADDR = 12'b0;
218 //     U2_ADDR = 12'b0; U1_WDATA = 32'b0; U2_WDATA = 32'b0; U1_SLAVE = 2'b00; U2_SLAVE = 2'
219         b00;
220
221 #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 0; U2_WRITE = 0; U1_ADDR
222     = 12'b0;
223     U2_ADDR = 12'b0; U1_WDATA = 32'b0; U2_WDATA = 32'b0; U1_SLAVE = 2'b00; U2_SLAVE = 2'
224         b00;
225
226 // Master 1 + Master 2 request and write to Slave 1 (Master 1 granted access)
227 #200 U1_REQ = 1; U2_REQ = 1; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 1; U2_WRITE = 1; U1_ADDR
228     = 12'd1;
229     U2_ADDR = 12'd3; U1_WDATA = $random; U2_WDATA = $random; U1_SLAVE = 2'b01; U2_SLAVE =
230         2'b01;
231
232 #200 U1_REQ = 0; U2_REQ = 0; U1_LOCK = 0; U2_LOCK = 0; U1_WRITE = 0; U2_WRITE = 0;
233     U1_ADDR = 12'b0;
234     U2_ADDR = 12'b0; U1_WDATA = 32'b0; U2_WDATA = 32'b0; U1_SLAVE = 2'b00; U2_SLAVE = 2'
235         b00;
236     */
237 end
238
239 endmodule

```

## 9 Limitations

This bus architecture is inspired by the functionality and features of the AMBA 2.0 AHB and APB buses, hence it consists of a fusion of the design considerations and protocols used in both.

The design limitations of this architecture consist of the following.

- Data transfer width limited to 32-bits, WORD sized packets.
- No program counter implemented within the Slave modules.
- No burst transfer capability. Only isolated individual write/read requests are possible.
- Split transactions are only possible when reading data from Slaves.
- HREADY pin is implemented as a uni-directional pin from Slaves instead of bi-directional.

## 10 Bugs

Some of the known bugs at the time of initial debugging are as follows.

- The user control requests from the Master module must be carefully executed in a certain timed sequence in order to avoid unpredictable responses on the top-level integration.
- The user control requests must also be toggled for a certain minimum / maximum period before returning to a non-request state in order to avoid unpredictable responses.
- The change in the clock frequency of the top-level integration, can most likely lead to bus malfunctions as this system cannot tolerate different static clock speeds.
- State bouncing between transitions may occur sometimes during certain combinations of control inputs. Signal delays play a prominent role here.

# Appendix - Source Code

---

All RTL, Test bench source code available at <https://github.com/kaushanr/System-Bus-Design>

- **Mux modules**

## Verilog Code A.1: Addr\_MUX.v

```
1 'timescale 1ns / 1ps
2 module Addr_MUX(CLK,RST,HADDR,HADDR_1,HADDR_2,SEL);
3
4 input [1:0] SEL;
5 input RST,CLK;
6 input [15:0] HADDR_1, HADDR_2;
7
8 output reg [15:0] HADDR;
9
10 always@(posedge CLK or posedge RST)
11 begin
12 if(SEL == 2'b01 && RST != 1) // Master 1 selected
13 begin
14 HADDR = HADDR_1;
15 end
16 else if(SEL == 2'b10 && RST != 1) // Master 2 selected
17 begin
18 HADDR = HADDR_2;
19 end
20 else if(RST == 1) // Async reset
21 begin
22 HADDR = 16'bx;
23 end
24 else
25 begin
26 HADDR = 16'bx;
27 end
28
29 end
30
31 endmodule
```

## Verilog Code A.2: Read\_MUX.v

```
1 'timescale 1ns / 1ps
2
3 module Read_MUX(CLK,RST,HRDATA,HRDATA_1,HRDATA_2,HRDATA_3,SEL);
4
5 input [1:0] SEL;
6 input RST,CLK;
7 input [31:0] HRDATA_1, HRDATA_2, HRDATA_3;
8
9 output reg [31:0] HRDATA;
10
11 always@(posedge CLK or posedge RST)
12 begin
13 if(SEL == 2'b01 && RST != 1) // Slave 1 selected
14 begin
15 HRDATA = HRDATA_1;
16 end
17 else if(SEL == 2'b10 && RST != 1) // Slave 2 selected
18 begin
19 HRDATA = HRDATA_2;
20 end
21 else if(SEL == 2'b11 && RST != 1) // Slave 3 selected
22 begin
23 HRDATA = HRDATA_3;
24 end
25 else if(RST == 1) // Async reset
26 begin
27 HRDATA = 32'bx;
28 end
```

```

29     else
30         begin
31             HRDATA = 32'dx;
32         end
33     end
34 end
35
36 endmodule

```

---

#### Verilog Code A.3: Write\_MUX.v

```

1  `timescale 1ns / 1ps
2
3 module Write_MUX(CLK,RST,HWDATA,HWDATA_1,HWDATA_2,SEL);
4
5 input [1:0] SEL;
6 input RST,CLK;
7 input [31:0] HWDATA_1, HWDATA_2;
8
9 output reg [31:0] HWDATA;
10
11 always@(posedge CLK or posedge RST)
12 begin
13     if(SEL == 2'b01 && RST != 1) // Master 1 selected
14         begin
15             HWDATA = HWDATA_1;
16         end
17     else if(SEL == 2'b10 && RST != 1) // Master 2 selected
18         begin
19             HWDATA = HWDATA_2;
20         end
21     else if(RST == 1) // Async reset
22         begin
23             HWDATA = 32'dx;
24         end
25     else
26         begin
27             HWDATA = 32'dx;
28         end
29
30 end
31
32 endmodule

```

---

#### Verilog Code A.4: Resp\_MUX.v

```

1  `timescale 1ns / 1ps
2
3 module Resp_MUX(CLK,RST,HRESP,HRESP_1,HRESP_2,HRESP_3,SEL);
4
5 input [1:0] SEL;
6 input RST,CLK;
7 input [1:0] HRESP_1, HRESP_2, HRESP_3;
8
9 output reg [1:0] HRESP;
10
11 always@(posedge CLK or posedge RST)
12 begin
13     if(SEL == 2'b01 && RST != 1) // Slave 1 selected
14         begin
15             HRESP = HRESP_1;
16         end
17     else if(SEL == 2'b10 && RST != 1) // Slave 2 selected
18         begin
19             HRESP = HRESP_2;
20         end
21     else if(SEL == 2'b11 && RST != 1) // Slave 3 selected
22         begin
23             HRESP = HRESP_3;
24         end
25     else if(RST == 1) // Async reset
26         begin
27             HRESP = 0;
28         end

```

```

29     else
30         begin
31             HRESP = 0;
32         end
33     end
34 end
35
36
37 endmodule

```

---

- Decoder module

Verilog Code A.5: Decoder.v

```

1  `timescale 1ns / 1ps
2
3  module Decoder(RST,CLK,HADDR,SEL_1,SEL_2,SEL_3,SELR);
4
5  input RST,CLK;
6  input [14:0]HADDR; // looks at first 15 bits only, 16th bit not needed
7
8  output reg SEL_1,SEL_2,SEL_3;
9  output reg [1:0]SELR;
10
11 always@(posedge CLK or posedge RST)
12 begin
13     if(HADDR[14:13] == 2'b01 && RST != 1) // Slave 1 selected
14         begin
15             SEL_1 = 1;
16             SEL_2 = 0;
17             SEL_3 = 0;
18             SELR = 2'b01;
19         end
20     else if(HADDR[14:13] == 2'b10 && RST != 1) // Slave 2 selected
21         begin
22             SEL_1 = 0;
23             SEL_2 = 1;
24             SEL_3 = 0;
25             SELR = 2'b10;
26         end
27     else if(HADDR[14:13] == 2'b11 && RST != 1) // Slave 3 selected
28         begin
29             SEL_1 = 0;
30             SEL_2 = 0;
31             SEL_3 = 1;
32             SELR = 2'b11;
33         end
34     else if(RST == 1) // Async reset
35         begin
36             SEL_1 = 0;
37             SEL_2 = 0;
38             SEL_3 = 0;
39             SELR = 2'b00;
40         end
41     else
42         begin
43             SEL_1 = 0;
44             SEL_2 = 0;
45             SEL_3 = 0;
46             SELR = 2'b00;
47         end
48     end
49 endmodule

```

---

- Master module

Included in Master Design section in above document

- Slave module

Verilog Code A.6: Slave\_2K.v

```

1  `timescale 1ns / 1ps
2
3  `define IDLE 1'b0
4  `define START 1'b1
5
6  // Responses
7  `define OKAY 2'b00
8  `define ERROR 2'b01
9  `define RETRY 2'b10
10
11 module Slave_2K(SEL,HADDR,HWDATA,HRDATA,HRESP,CLK,HREADY,RST,MLOCK,AB);
12
13 input [15:0] HADDR;
14 input [31:0] HWDATA;
15 input SEL;
16 input RST,CLK;
17 input MLOCK;
18
19 //input HWRITE;
20
21 output reg [31:0] HRDATA;
22 output reg [1:0] HRESP;
23 output reg HREADY;
24 output reg AB;
25
26 // Slave States
27 parameter IDLE = 3'd0;
28 parameter ACTIVE = 3'd1;
29 parameter WRITE = 3'd2;
30 parameter READ = 3'd3;
31
32
33 parameter MSB_ADDR = 10; // MSB for 2K Address
34
35 reg [2:0] state;
36 reg [10:0] S_ADDR;
37 reg HWRITE;
38 reg TRANS;
39
40 // 2K Memory Addresses
41
42 reg [31:0] S_REG [2047:0]; //2K, 32-bit registers
43
44 initial begin
45   HREADY <= 1'bz;
46   AB = 1'bz;
47 end
48
49 always @ (posedge CLK or posedge RST )
50
51 begin
52   if(RST == 1)
53     begin
54       HRDATA <= 32'bx;
55       HRESP <= 'OKAY;
56       HREADY <= 1'bz;
57       S_ADDR <= 11'bx;
58       HWRITE <= 1'bx;
59       TRANS <= 1'bx;
60       state <= IDLE;
61     end
62   else
63     begin
64       state <= IDLE;
65
66       case(state)
67
68         IDLE:begin
69           //HRDATA <= 0;
70           HRESP <= 'OKAY;
71           //HSPLIT <= 0;
72           HREADY <= 1'bz;
73           state <= (SEL == 1)?ACTIVE:IDLE;
74
75
76

```

```

77      end
78
79      ACTIVE : begin
80
81          HRESP <= 'OKAY;
82          HREADY <= 1'b1;
83          S_ADDR <= HADDR[MSB_ADDR:0];
84          HWRITE <= HADDR[12];
85          TRANS <= HADDR[15];
86          if(TRANS == 1'b1)
87              begin
88                  HREADY <= 1'b1; // toggles the HREADY line only if selected as active device
89                  HRESP <= 'OKAY;
90
91                  //HSPLIT <= 0;
92
93                  state <= (HWRITE == 1)?WRITE:READ;
94
95              end
96          else
97              begin
98                  HRESP <= 'ERROR;
99                  state <= (SEL == 1)?ACTIVE:IDLE;
100             end
101         end
102
103     WRITE : begin
104
105         S_ADDR <= HADDR[MSB_ADDR:0];
106         HWRITE <= HADDR[12];
107         TRANS <= HADDR[15];
108
109         if(TRANS == 'START)
110             begin
111                 S_REG[S_ADDR] <= HWDATA;
112                 if(HWDATA == S_REG[S_ADDR])
113                     begin
114                         HRESP <= 'OKAY;
115                         HREADY <= 1'b1;
116                         state <= ACTIVE;
117                     end
118                 else if(HWDATA != S_REG[S_ADDR] && MLOCK == 1)
119                     begin
120                         HRESP <= 'RETRY;
121                         HREADY <= 1'b0;
122                         state <= WRITE;
123                     end
124                 else
125                     begin
126                         HRESP <= 'ERROR;
127                         HREADY <= 1'b0;
128                         state <= ACTIVE;
129                     end
130             end
131         else
132             begin
133                 HRESP <= 'RETRY;
134                 state <= ACTIVE;
135             end
136         end
137
138     READ : begin
139
140         S_ADDR <= HADDR[MSB_ADDR:0];
141         HWRITE <= HADDR[12];
142         TRANS <= HADDR[15];
143
144         if(TRANS == 'START)
145             begin
146                 HRDATA <= S_REG[S_ADDR];
147
148             end
149         else
150             begin
151                 HRESP <= 'RETRY;

```

```

153         state <= ACTIVE;
154     end
155
156     if(HRDATA == S_REG[S_ADDR])
157     begin
158         HRESP <= 'OKAY;
159         HREADY <= 1'b1;
160         state <= ACTIVE;
161     end
162     else if(HRDATA != S_REG[S_ADDR] && MLOCK == 1)
163     begin
164         HRESP <= 'RETRY;
165         HREADY <= 1'b0;
166         state <= READ;
167     end
168     else
169     begin
170         HRESP <= 'ERROR;
171         HREADY <= 1'b0;
172         state <= ACTIVE;
173     end
174 end
175 endcase
176 end
177 end
178 endmodule

```

---

#### Verilog Code A.7: Slave\_4K.v

```

1  `timescale 1ns / 1ps
2
3  `define IDLE 1'b0
4  `define START 1'b1
5
6  // Responses
7  `define OKAY 2'b00
8  `define ERROR 2'b01
9  `define RETRY 2'b10
10
11 module Slave_4K(SEL,HADDR,HWDATA,HRDATA,HRESP,CLK,HREADY,RST,MLOCK,AB);
12
13 input [15:0] HADDR;
14 input [31:0] HWDATA;
15 input SEL;
16 input RST,CLK;
17 input MLOCK;
18
19 //input HWRITE;
20
21 output reg [31:0] HRDATA;
22 output reg [1:0] HRESP;
23 output reg HREADY;
24 output reg AB;
25
26 // Slave States
27 parameter IDLE = 3'd0;
28 parameter ACTIVE = 3'd1;
29 parameter WRITE = 3'd2;
30 parameter READ = 3'd3;
31
32
33 parameter MSB_ADDR = 11; // MSB for 2K Address
34
35 reg [2:0] state;
36 reg [10:0] S_ADDR;
37 reg HWRITE;
38 reg TRANS;
39
40 // 4K Memory Addresses
41
42 reg [31:0] S_REG [4095:0]; //4K, 32-bit registers
43
44 initial begin
45     AB = 1'bz;
46     HREADY <= 1'bz;

```

```

47 end
48
49
50 always @ (posedge CLK or posedge RST )
51
52 begin
53   if(RST == 1)
54     begin
55       HRDATA <= 32'bx;
56       HRESP <= 'OKAY;
57       HREADY <= 1'bz;
58       S_ADDR <= 11'bx;
59       HWRITE <= 1'bx;
60       TRANS <= 1'bx;
61       state <= IDLE;
62     end
63   else
64     begin
65
66     state <= IDLE;
67
68     case(state)
69
70       IDLE:begin
71
72         //HRDATA <= 0;
73         HRESP <= 'OKAY;
74         //HSPLIT <= 0;
75         HREADY <= 1'bz;
76         state <= (SEL == 1)?ACTIVE:IDLE;
77
78       end
79
80       ACTIVE:begin
81
82         HRESP <= 'OKAY;
83         HREADY <= 1'b1;
84         S_ADDR <= HADDR[MSB_ADDR:0];
85         HWRITE <= HADDR[12];
86         TRANS <= HADDR[15];
87         if(TRANS == 1'b1)
88           begin
89             HREADY <= 1'b1; // toggles the HREADY line only if selected as active device
90             HRESP <= 'OKAY;
91
92             //HSPLIT <= 0;
93
94             state <= (HWRITE == 1)?WRITE:READ;
95
96           end
97         else
98           begin
99             HRESP <= 'ERROR;
100            state <= (SEL == 1)?ACTIVE:IDLE;
101           end
102       end
103
104       WRITE:begin
105
106         S_ADDR <= HADDR[MSB_ADDR:0];
107         HWRITE <= HADDR[12];
108         TRANS <= HADDR[15];
109
110         if(TRANS == 'START)
111           begin
112             S_REG[S_ADDR] <= HWDATA;
113             if(HWDATA == S_REG[S_ADDR])
114               begin
115                 HRESP <= 'OKAY;
116                 HREADY <= 1'b1;
117                 state <= ACTIVE;
118               end
119             else if(HWDATA !== S_REG[S_ADDR] && MLOCK == 1)
120               begin
121                 HRESP <= 'RETRY;
122                 HREADY <= 1'b0;

```

```

123         state <= WRITE;
124     end
125     else
126     begin
127         HRESP <= 'ERROR;
128         HREADY <= 1'b0;
129         state <= ACTIVE;
130     end
131 end
132 else
133 begin
134     HRESP <= 'RETRY;
135     state <= ACTIVE;
136 end
137 end
138
139 READ :begin
140
141     S_ADDR <= HADDR[MSB_ADDR:0];
142     HWRITE <= HADDR[12];
143     TRANS <= HADDR[15];
144
145
146     if(TRANS == 'START)
147     begin
148         HRDATA <= S_REG[S_ADDR];
149
150     end
151     else
152     begin
153         HRESP <= 'RETRY;
154         state <= ACTIVE;
155     end
156
157     if(HRDATA == S_REG[S_ADDR] /*&& MLOCK == 1 && rand_split == 0*/)
158     begin
159         HRESP <= 'OKAY;
160         HREADY <= 1'b1;
161         state <= ACTIVE;
162     end
163     else if(HRDATA != S_REG[S_ADDR] && MLOCK == 1)
164     begin
165         HRESP <= 'RETRY;
166         HREADY <= 1'b0;
167         state <= READ;
168     end
169     else
170     begin
171         HRESP <= 'ERROR;
172         HREADY <= 1'b0;
173         state <= ACTIVE;
174     end
175 end
176 endcase
177 end
178 end
179 endmodule

```

#### Verilog Code A.8: Slave\_2K\_Split.v

```

1 'timescale 1ns / 1ps
2
3 'define IDLE 1'b0
4 'define START 1'b1
5
6 // Responses
7 'define OKAY 2'b00
8 'define ERROR 2'b01
9 'define RETRY 2'b10
10 'define SPLIT 2'b11
11
12 module Slave_2K_Split(SEL,HADDR,HWDATA,HRDATA,HRESP,CLK,HREADY,HSPLIT,RST,HMAS,MLOCK,USPLIT,AB
13 );
14 input [15:0] HADDR;

```

```

15  input [31:0] HWDATA;
16  input SEL;
17  input RST,CLK;
18  input [1:0] HMAS;
19  input MLOCK;
20  input USPLIT;
21 //input HWRITE;
22
23 output reg [31:0] HRDATA;
24 output reg [1:0] HRESP;
25 output reg [1:0] HSPLIT;
26 output reg HREADY;
27 output reg AB;
28
29 // Slave States
30 parameter IDLE = 3'd0;
31 parameter ACTIVE = 3'd1;
32 parameter WRITE = 3'd2;
33 parameter READ = 3'd3;
34 parameter SPLITX = 3'd4;
35
36 parameter MSB_ADDR = 10; // MSB for 2K Address
37
38 reg [2:0] state;
39 reg [10:0] S_ADDR;
40 reg HWRITE;
41 reg rand_split;
42 reg [1:0] save_master;
43 reg TRANS;
44
45 // 2K Memory Addresses
46
47 reg [31:0] S_REG [2047:0]; //2K, 32-bit registers
48
49 initial begin
50   HREADY = 1'bz;
51   AB = 1'bz;
52   state = IDLE;
53 end
54
55
56 always @ (posedge CLK or posedge RST )
57
58 begin
59   if(RST == 1)
60     begin
61       HRDATA <= 32'bx;
62       HRESP <= 'OKAY;
63       HSPLIT <= 0;
64       HREADY <= 1'bz;
65       S_ADDR <= 11'bx;
66       HWRITE <= 1'bx;
67       save_master <= 0;
68       TRANS <= 1'bx;
69       state <= IDLE;
70     end
71   else
72     begin
73       state <= IDLE;
74
75       case(state)
76
77         IDLE:begin
78
79           HRDATA <= 32'bx;
80           HRESP <= 'OKAY;
81           HSPLIT <= 0;
82           HREADY <= 1'bz;
83           state <= (SEL == 1)?ACTIVE:IDLE;
84
85         end
86
87         ACTIVE:begin
88
89           rand_split <= USPLIT;

```

```

91      //HRDATA <= 32'bx;
92      save_master <= HMAS;
93      HRESP <= 'OKAY;
94      HREADY <= 1'b1;
95      S_ADDR <= HADDR[MSB_ADDR:0];
96      HWRITE <= HADDR[12];
97      TRANS <= HADDR[15];
98      if(TRANS == 1'b1)
99      begin
100         HREADY <= 1'b1; // toggles the HREADY line only if selected as active device
101         HRESP <= 'OKAY;
102
103         HSPLIT <= 0;
104
105         state <= (HWRITE == 1)?WRITE:READ;
106
107     end
108   else
109   begin
110     HRESP <= 'ERROR;
111     state <= (SEL == 1)?ACTIVE:IDLE;
112   end
113 end
114
115 WRITE:begin
116
117     S_ADDR <= HADDR[MSB_ADDR:0];
118     HWRITE <= HADDR[12];
119     TRANS <= HADDR[15];
120
121     if(TRANS == 'START)
122     begin
123       S_REG[S_ADDR] <= HWDATA;
124       if(HWDATA == S_REG[S_ADDR])
125       begin
126         HRESP <= 'OKAY;
127         HREADY <= 1'b1;
128         state <= ACTIVE;
129       end
130       else if(HWDATA != S_REG[S_ADDR] && MLOCK == 1)
131       begin
132         HRESP <= 'RETRY;
133         HREADY <= 1'b0;
134         state <= WRITE;
135       end
136     else
137     begin
138       HRESP <= 'ERROR;
139       HREADY <= 1'b0;
140       state <= ACTIVE;
141     end
142   end
143   else
144   begin
145     HRESP <= 'RETRY;
146     state <= ACTIVE;
147   end
148 end
149
150 READ:begin
151
152     S_ADDR <= HADDR[MSB_ADDR:0];
153     HWRITE <= HADDR[12];
154     TRANS <= HADDR[15];
155
156     rand_split <= USPLIT;
157
158
159     if(TRANS == 'START && rand_split != 1'b1)
160     begin
161       HRDATA <= S_REG[S_ADDR];
162     end
163   else
164   begin
165     HRESP <= 'RETRY;
166     state <= ACTIVE;

```

```

167         end
168
169
170     if(HRDATA == S_REG[S_ADDR] && rand_split != 1'b1)
171     begin
172         HRESP <= 'OKAY;
173         HREADY <= 1'b1;
174         state <= ACTIVE;
175     end
176     else if(HRDATA != S_REG[S_ADDR] && MLOCK == 1 && rand_split != 1'b1)
177     begin
178         HRESP <= 'RETRY;
179         HREADY <= 1'b0;
180         state <= READ;
181     end
182     else if(rand_split == 1'b1)
183     begin
184         //save_master <= HMAS;
185         HRESP <= 'SPLIT;
186         //HREADY <= 1'bz;
187         state <= SPLITX;
188     end
189     else
190     begin
191         HRESP <= 'ERROR;
192         HREADY <= 1'b0;
193         state <= ACTIVE;
194     end
195 end
196
197 SPLITX:begin
198
199     //save_master <= HMAS;
200     //HRESP <= 'SPLIT;
201     HREADY <= 1'bz;
202
203     rand_split <= USPLIT;
204     if (rand_split == 0)
205     begin
206         HSPLIT <= save_master;
207         HRESP <= 'OKAY;
208         if(/*HREADY == 1 &&*/ SEL == 1 && HMAS == save_master)
209         begin
210             HREADY <= 1'b0;
211             HRESP <= 'OKAY;
212             state <= READ;
213         end
214
215         else
216         begin
217             state <= SPLITX;
218             HRESP <= 'ERROR;
219         end
220     end
221
222     else
223     begin
224         state <= SPLITX;
225     end
226
227 end
228
229 endcase
230 end
231 end
232 endmodule

```

- Arbiter module

Included in Arbiter Module section in above document

- Bus module

#### Verilog Code A.9: BUS.v

```
1  `timescale 1ns / 1ps
2
3  module BUS(
4
5    //Common inputs
6
7    input wire RST, CLK,
8
9    //Address and Control MUX I/O
10
11   //input wire [1:0] SEL,
12   input wire [15:0] HADDR_1 ,HADDR_2 ,
13   output wire [15:0] HADDR ,
14
15   //Write MUX I/O
16
17   input wire [1:0] SEL ,
18   input wire [31:0] HWDATA_1 ,HWDATA_2 ,
19   output wire [31:0] HWDATA ,
20
21   //Read MUX I/O
22
23   input wire [31:0] HRDATA_1 , HRDATA_2 ,
24   input wire [31:0] HRDATA_3 ,
25   output wire [31:0] HRDATA ,
26
27   //Response MUX I/O
28
29   input wire [1:0] HRESP_1 , HRESP_2 ,
30   input wire [1:0] HRESP_3 ,
31   output wire [1:0] HRESP ,
32
33   //Decoder MUX I/O
34
35   output wire SEL_1 ,
36   output wire SEL_2 ,
37   output wire SEL_3 ,
38
39   //Blank
40
41   output wire AB
42
43 );
44
45   wire [1:0] SELR;
46
47
48   Decoder Decoder(.CLK(CLK) ,.RST(RST) ,.HADDR(HADDR) ,.SEL_1(SEL_1) ,.SEL_2(SEL_2) ,.SEL_3(SEL_3) ,.
49   SELR(SELR));
50
51   Addr_MUX Addr_MUX(.CLK(CLK) ,.RST(RST) ,.HADDR(HADDR) ,.HADDR_1(HADDR_1) ,.HADDR_2(HADDR_2) ,.SEL(
52   SEL));
53   Write_MUX Write_MUX(.CLK(CLK) ,.RST(RST) ,.HWDATA(HWDATA) ,.HWDATA_1(HWDATA_1) ,.HWDATA_2(HWDATA_2)
54   ,.SEL(SEL));
55   Read_MUX Read_MUX(.CLK(CLK) ,.RST(RST) ,.HRDATA(HRDATA) ,.HRDATA_1(HRDATA_1) ,.HRDATA_2(HRDATA_2)
56   ,.HRDATA_3(HRDATA_3) ,.SEL(SELR));
57   Resp_MUX Resp_MUX(.CLK(CLK) ,.RST(RST) ,.HRESP(HRESP) ,.HRESP_1(HRESP_1) ,.HRESP_2(HRESP_2) ,.
58   HRESP_3(HRESP_3) ,.SEL(SELR));
59
60
61   endmodule
```

#### Verilog Code A.10: TOP\_BUS\_ARB.v

```
1  `timescale 1ns / 1ps
2
3  module TOP_BUS_ARB(
4
5    //Common I/O
6
7    input wire RST,CLK,
8    input wire HREADY,
9
```

```

10 //Arbiter I/O
11
12 input wire HLOCK_1,HLOCK_2,
13 input wire HREQ_1,HREQ_2,
14 input wire [1:0]HSPLIT,
15
16 output wire HGRANT_1,HGRANT_2,
17 output wire [1:0]HMAS,
18 output wire MLOCK,
19
20
21 //BUS I/O
22
23
24 input wire [15:0]HADDR_1,HADDR_2,
25 input wire [31:0]HWDATA_1,HWDATA_2,
26 input wire [31:0]HRDATA_1,HRDATA_2,
27 input wire [31:0]HRDATA_3,
28 input wire [1:0]HRESP_1,HRESP_2,HRESP_3,
29
30 output wire [31:0]HWDATA,
31 output wire [31:0]HRDATA,
32 output wire [15:0]HADDR,
33 output wire [1:0] HRESP,
34 output wire SEL_1,SEL_2,SEL_3,
35
36 //Blank wire
37
38 output wire AB
39
40 );
41
42
43 wire [1:0]SEL;
44
45
46
47
48 Arbiter Arbiter(.CLK(CLK),.RST(RST),.HLOCK_1(HLOCK_1),
49 .HLOCK_2(HLOCK_2),.HREQ_1(HREQ_1),.HREQ_2(HREQ_2),
50 .HRESP(HRESP),.HSPLIT(HSPLIT),.SEL(SEL),.HMAS(HMAS),
51 .HGRANT_1(HGRANT_1),.HGRANT_2(HGRANT_2),
52 .MLOCK(MLOCK),.AB(AB),.HREADY(HREADY));
53
54 BUS BUS(.CLK(CLK),.RST(RST),.SEL(SEL),.HADDR_1(HADDR_1),.HADDR_2(HADDR_2),
55 .HADDR(HADDR),.HWDATA_1(HWDATA_1),.HWDATA_2(HWDATA_2),.HWDATA(HWDATA),
56 .HRDATA_1(HRDATA_1),.HRDATA_2(HRDATA_2),.HRDATA_3(HRDATA_3),.HRDATA(HRDATA),
57 .HRESP_1(HRESP_1),.HRESP_2(HRESP_2),.HRESP_3(HRESP_3),.HRESP(HRESP),.SEL_1(SEL_1),
58 .SEL_2(SEL_2),.SEL_3(SEL_3),.AB(AB));
59
60
61 endmodule

```

- Top module

Verilog Code A.11: TOP\_MODULE.v

```

1 `timescale 1ns / 1ps
2
3 module TOP_MODULE(
4
5 //Common Top Module I/O
6
7 input wire RST,
8 input wire CLK,
9
10 // Master 1 Control I/O
11
12 input wire U1_REQ,
13 input wire U1_LOCK,
14 input wire U1_WRITE,
15 input wire [11:0]U1_ADDR,
16 input wire [31:0]U1_WDATA,
17 input wire [1:0]U1_SLAVE,
18

```

```

19 //Master 2 Control I/O
20
21 input wire U2_REQ ,
22 input wire U2_LOCK ,
23 input wire U2_WRITE ,
24 input wire [11:0]U2_ADDR ,
25 input wire [31:0]U2_WDATA ,
26 input wire [1:0]U2_SLAVE ,
27
28
29 //Slave 1 Control I/O
30
31 input wire U_SPLIT ,
32
33 // Blanks
34
35 output wire AB
36
37 );
38
39
40 wire [31:0]s11,m12,m22,s21,s31;
41 wire [15:0]m11,m21;
42 wire [1:0]s12,s13,HMAS,s22,s32;
43 wire m13,m23,m14,m24,s14,MLOCK,m15,m25,s23,s33;
44
45 //Common wires
46
47 wire HREADY;
48 wire [1:0]HRESP;
49 wire [15:0]HADDR;
50 wire [31:0]HWDATA , HRDATA ;
51
52
53
54
55 TOP_BUS_ARB BUS_ARB(.HADDR_1(m11),.HADDR_2(m21),.HRDATA_1(s11),.HRDATA_2(s21),.HRDATA_3(s31)
56 ),.HRESP_1(s12),
57 .HRESP_2(s22),.HRESP_3(s32),.HSPLIT(s13),.HWDATA_1(m12),.HWDATA_2(m22),.CLK(
58 CLK),.HLOCK_1(m13),
59 .HLOCK_2(m23),.HREQ_1(m14),.HREQ_2(m24),.RST(RST),.HREADY(HREADY),.SEL_1(s14)
60 ,.SEL_2(s23),.SEL_3(s33),
61 .MLOCK(MLOCK),.HGRANT_1(m15),.HGRANT_2(m25),.HWDATA(HWDATA),.HRESP(HRESP),.
62 HRDATA(HRDATA),.AB(AB));
63
64 Master MASTER_1(.CLK(CLK),.RST(RST),.HGRANT(m15),.HREADY(HREADY),.HRESP(HRESP),.HRDATA(
65 HRDATA),.HREQ(m14),.HLOCK(m13),.HADDR(m11),
66 .HWDATA(m12),.U_REQ(U1_REQ),.U_LOCK(U1_LOCK),.U_WRITE(U1_WRITE),.U_ADDR(U1_ADDR)
67 ,.U_WDATA(U1_WDATA),
68 .U_SLAVE(U1_SLAVE),.AB(AB));
69
70 Master MASTER_2(.CLK(CLK),.RST(RST),.HGRANT(m25),.HREADY(HREADY),.HRESP(HRESP),.HRDATA(
71 HRDATA),.HREQ(m24),.HLOCK(m23),.HADDR(m21),
72 .HWDATA(m22),.U_REQ(U2_REQ),.U_LOCK(U2_LOCK),.U_WRITE(U2_WRITE),.U_ADDR(U2_ADDR)
73 ,.U_WDATA(U2_WDATA),
74 .U_SLAVE(U2_SLAVE),.AB(AB));
75
76 Slave_2K_Split SLAVE_1(.HADDR(HADDR),.HWDATA(HWDATA),.SEL(s14),.CLK(CLK),.RST(RST),.HMAS(
77 HMAS),.MLOCK(MLOCK),.USPLIT(U_SPLIT),.HRDATA(s11),
78 .HRESP(s12),.HSPLIT(s13),.HREADY(HREADY),.AB(AB));
79
80 Slave_2K SLAVE_2(.HADDR(HADDR),.HWDATA(HWDATA),.SEL(s23),.CLK(CLK),.RST(RST),.MLOCK(MLOCK)
81 ,.HRDATA(s21),
82 .HRESP(s22),.HREADY(HREADY),.AB(AB));
83
84 Slave_4K SLAVE_3(.HADDR(HADDR),.HWDATA(HWDATA),.SEL(s33),.CLK(CLK),.RST(RST),.MLOCK(MLOCK)
85 ,.HRDATA(s31),
86 .HRESP(s32),.HREADY(HREADY),.AB(AB));
87
88
89 endmodule

```

# References

---

- [1] AMBA Specification (Rev 2.0) - Arm