Date :	Design, Simulation, Synthesis and Layout of Pulse Width
Exp.No:	Modulation Generator

AIM:

To design, simulate, synthesis and layout generation of Pulse Width Modulation Generator .

ABSTRACT:

This project involves the design, simulation, synthesis, and layout of an 8-bit Pulse Width Modulation (PWM) generator using Verilog HDL. The PWM signal is generated by comparing an incrementing counter with a programmable duty cycle input. A testbench is created to simulate various duty cycle levels (0% to 100%) and verify output waveform behavior. The design is synthesized for FPGA or ASIC implementation and validated for functionality and timing. This PWM generator is suitable for applications like motor control, LED dimming, and digital signal modulation.

SOFTWARE REQUIRED:

Cadence Incisive Tool.

Cadence Genus Tool.

Cadence Innovus Tool.

METHODOLOGY:

The methodology adopted in this project encompasses multiple steps, each critical in the ASIC digital design flow:

1. Design Specification and Verilog Coding

The PWM generator module is designed using Verilog at the Register Transfer Level (RTL). It generates a PWM signal by comparing an 8-bit counter with a given duty cycle. The output remains high while the counter is less than the duty cycle, enabling control over pulse width.

2. Testbench Creation and Simulation

A testbench is written to verify the functional correctness of the RTL design. The simulation is carried out using Cadence Incisive (NCLaunch) tool. Input stimuli such as reset conditions, alarm set, and time variations are provided. The waveform viewer is used to visualize signal transitions and validate output responses.

3. Synthesis with Genus

The synthesized version of the RTL is generated using Cadence Genus, which converts the behavioral Verilog code into a gate-level netlist. The synthesis step involves reading the RTL, applying design constraints (timing, power, and area), and generating detailed reports. Reports include timing analysis, area utilization, and power consumption, ensuring the design meets hardware specifications.

4. Physical Design and Layout Generation with Innovus

The final step is to realize the physical structure of the design using Cadence Innovus. The flow includes:

- Floorplanning: Defining the core and IO area.
- Power Planning: Adding power and ground rings, stripes, taps, and end caps.
- o Placement: Automatically placing the standard cells and IOs.
- o Clock Tree Synthesis (CTS): Balancing clock paths to meet timing.
- o Routing: Connecting placed cells physically.
- o Reports Generation: Final timing, power, and area reports.
- Exporting Final Files: Generating GDSII layout, netlist, and Innovus database files.
- o This step ensures that the design is fabrication-ready.

DESIGN AND IMPLEMENTATION

Verilog RTL

PROCEDURE:

- **Step 1:** Right-click on the RedHat window, select "Open Terminal", and create a project folder using mkdir project_name && cd project_name.
- **Step 2:** Then open the design file using gedit project_name.v, write the Verilog code, and save it.
- **Step 3:** Then create and open the testbench file using gedit project_name _tb.v, enter the testbench code, and save it.
- **Step 4:** Start the Cadence tool by running csh and launching NCLaunch using nclaunch new.
- **Step 5:** Inside NCLaunch, click Multistep \rightarrow Library \rightarrow Create cds.lib, save the file, and compile the Verilog design and testbench files.
- **Step 6:** Select the testbench from worklib, elaborate it, and move to the snapshot section.

Step 7: Open the waveform viewer, right-click on the testbench, select Simulation and Run, and observe the waveform.

Step 8: Right-click on the testbench file again, choose Schematic Tracer, and generate the circuit representation.

Step 9: Create a synthesis folder using mkdir logic_synthesis && cd logic_synthesis, then move the design, testbench, constraints, and synthesis script into it.

Step 10: Open Genus Synthesis Tool by running genus, then execute synthesis by typing source rescript.tcl to generate the netlist, timing, power, and area reports.

Step 11: Analyse the generated reports, document the results, and verify the final netlist for correctness.

Step 12: Open Innovus Tool by running Innovus and type source Default.globals and init_design to start the design.

Step 13: Select Floorplan \rightarrow Specify Floorplan to modify/add concerned values to the above Factors.

Step 14: Under Connect Global Net Connects, we create two pins, one for VDD and one for VSS connecting them to corresponding Global Nets as mentioned in Globals file. Select Power → Connect Global Nets.. to create "Pin" and "Connect to Global Net" as shown and use "Add to list".

Step 15: Select **Power** \rightarrow **Power Planning** \rightarrow **Add Rings** to add Power rings 'around Core Boundary'.

Similarly, Power Stripes are added using similar content to that of Power Rings.

Step 16: To add End Caps, Select Place \rightarrow Physical Cell \rightarrow Add End Caps and "Select" the 'FILL's from the available list. Higher Fills have Higher Widths. To add Well Taps, Select Place \rightarrow Physical Cell \rightarrow Add Well Tap \rightarrow Select \rightarrow FillX.

Step 17: Select Place \to Place Standard Cell \to Run Full Placement \to Mode \to Enable 'Place I/O Pins' \to OK \to OK .

Step 18: To generate Timing Report, **Timing** → **Report Timing** → **Design Stage** − **PreCTS** → **Analysis Type** − **Setup** → **OK**

Step 19: To generate Area Report, switch to the Terminal and type the command, **report_area** to see the Cell Count and Area Occupied.

Step 20: To generate Power Report, In the Terminal type the command **report_power** to see the Power Consumption numbers.

Step 21: To optimize the Design, Select $ECO \rightarrow Optimize \ Design \rightarrow Design \ Stage \ [PreCTS] \rightarrow$

Optimization Type – Setup \rightarrow OK.

Step 22: Saving Design => File → Save Design → Data Type : Innovus → <DesignName>.enc → OK

Step 23: Saving Netlist \Rightarrow File \rightarrow Save \rightarrow Netlist \rightarrow < NetlistName > .v \rightarrow OK

Step 24: Saving GDS \Rightarrow File \rightarrow Save \rightarrow GDS/OASIS \rightarrow < FileName>.gds \rightarrow OK

PROGRAM:


Pulse Width Modulation Generator:

```
module pwm_generator(
  input clk,
  input reset,
  input [7:0] duty_cycle,
  output reg pwm_out
);
  reg [7:0] counter;
always @(posedge clk or posedge reset) begin
     if (reset) begin
       counter \leq 8'd0;
       pwm_out \le 0;
     end else begin
       counter <= counter + 1;
       if (counter < duty_cycle)
          pwm_out <= 1;
       else
          pwm_out \le 0;
     end
  end
endmodule
```


Testbench code:

```
module pwm_tb;
  reg clk;
  reg reset;
  reg [7:0] duty_cycle;
  wire pwm out;
pwm_generator uut (
    .clk(clk),
    .reset(reset),
    .duty_cycle(duty_cycle),
    .pwm_out(pwm_out)
  );
always #5 clk = ^{\sim}clk;
initial begin
    clk = 0;
    reset = 1;
    duty_cycle = 8'd0;
    #20 reset = 0;
    duty cycle = 8'd64;
    #2560;
    duty cycle = 8'd128;
    #2560;
    duty_cycle = 8'd192;
    #2560;
    duty_cycle = 8'd255;
    #2560;
    duty_cycle = 8'd0;
    #2560;
    $stop;
  End
Endmodule
```

OUTPUTS: Waveform:



SCHEMATIC:



RESULTS AND DISCUSSION

Functional Verification:

- The PWM generator design was simulated successfully using the Cadence Incisive Tool.
- Waveform results confirmed correct PWM output, where the high pulse width matched the set duty cycle.
- The testbench validated different duty cycle values (25%, 50%, 75%, 100%) to ensure dynamic PWM control.

Synthesis Results (Cadence Genus):

- Timing Report: All paths met setup and hold requirements with no violations.
- Area Report: Compact logic with minimal area due to simple counter and comparator design.
- Power Report: Low dynamic power consumption suitable for energy-efficient applications.
- Netlist: Gate-level netlist was generated for physical implementation.

Physical Design Results (Cadence Innovus):

- Floorplanning: Defined core area and reserved power domains.
- Placement & Routing: Optimized cell placement and complete routing with no DRC violations.
- Clock Tree Synthesis: Balanced clock tree ensured minimal skew across flip-flops.

• Reports:

- o Timing: Passed both pre and post-CTS timing analysis.
- o Area: Efficient and compact layout achieved.
- o Power: Optimized for low switching activity.

• Files Generated:

- o GDSII layout file.
- Synthesized netlist.
- o Innovus database for future enhancements.

CONCLUSION:

This project successfully demonstrates the RTL design, functional simulation, synthesis, and layout generation of a PWM Generator using Cadence tools. The design reliably generates a pulse-width modulated signal based on an 8-bit duty cycle input. All design stages were verified to meet functional and timing requirements, with optimized area and power usage. The project provided valuable practical exposure to the complete digital design flow, paving the way for more advanced VLSI and SoC development projects.

Netlist:

```
// Generated by Cadence Genus(TM) Synthesis Solution 20.11-s111 1
// Generated on: May 3 2025 16:11:30 IST (May 3 2025 10:41:30 UTC)
// Verification Directory fv/pwm generator
module pwm generator(clk, reset, duty cycle, pwm out);
 input clk, reset;
 input [7:0] duty cycle;
 output pwm out;
 wire clk, reset;
 wire [7:0] duty cycle;
 wire pwm out;
 wire [7:0] counter;
 wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
 wire n 8, n 9, n 10, n 11, n 12, n 13, n 14, n 15;
 wire n 16, n 17, n 18, n 19, n 20, n 21, n 22, n 23;
 wire n 24, n 25, n 26, n 27, n 28, n 29, n 30, n 31;
 wire n 32, n 33, n 34;
 SDFFRHQX1 \counter reg[7] (.RN (n 34), .CK (clk), .D (n 21), .SI
   (counter[7]), .SE (n 32), .Q (counter[7]));
 DFFRHQX1 \counter reg[6] (.RN (n 34), .CK (clk), .D (n 33), .Q
   (counter[6]));
 OA21XL g733 2398(.A0 (counter[6]), .A1 (n 31), .B0 (n 32), .Y
   (n 33));
 DFFRHQX2 pwm_out_reg(.RN (n_34), .CK (clk), .D (n_29), .Q (pwm_out));
 NAND2XL g735 5107(.A (counter[6]), .B (n 31), .Y (n 32));
 AOI2BB1X1 g736 6260(.AON (counter[5]), .A1N (n 27), .B0 (n 31), .Y
   (n 30));
 AOI221X1 g746__4319(.A0 (n_6), .A1 (n_18), .B0 (n_20), .B1 (n_26),
   .CO (n 22), .Y (n 29));
 AOI21XL g739 8428(.A0 (n 25), .A1 (n 24), .B0 (n 27), .Y (n 28));
 AND2X1 g738 5526(.A (counter[5]), .B (n 27), .Y (n 31));
 AOI221X1 g750__6783(.A0 (duty_cycle[4]), .A1 (n_25), .B0
   (duty_cycle[3]), .B1 (n_19), .C0 (n_17), .Y (n_26));
 NOR2XL g741__3680(.A (n_25), .B (n_24), .Y (n 27));
 OA21XL g742 1617(.A0 (counter[3]), .A1 (n 13), .B0 (n 24), .Y
   (n 23));
 OAI21X1 g754__2802(.A0 (duty_cycle[7]), .A1 (n_21), .B0 (n_16), .Y
  (n 22));
 OAI222XL g751__1705(.A0 (duty_cycle[2]), .A1 (n_14), .B0 (n_7), .B1
   (n 10), .C0 (n 19), .C1 (duty cycle[3]), .Y (n 20));
 INVXL g752(.A (n 17), .Y (n 18));
 NAND3XL g756 5122(.A (n 12), .B (n 11), .C (counter[6]), .Y (n 16));
 AOI21X1 g747__8246(.A0 (n_14), .A1 (n_9), .B0 (n_13), .Y (n_15));
 NAND2XL g745 7098(.A (counter[3]), .B (n 13), .Y (n 24));
 OAI221X1 g753__6131(.A0 (n_12), .A1 (counter[6]), .B0 (n_0), .B1
```

```
(counter[5]), .CO (n 11), .Y (n 17));
 AOI211X1 g759 1881(.A0 (n 4), .A1 (counter[1]), .B0 (n 5), .C0
    (counter[0]), .Y (n 10));
 NOR2XL g748 5115(.A (n 14), .B (n 9), .Y (n 13));
 OA21XL g755 7482(.A0 (counter[0]), .A1 (counter[1]), .B0 (n 9), .Y (n 8));
 AO22XL g757 4733(.AO (duty cycle[2]), .A1 (n 14), .BO (duty cycle[1]), .B1 (n 3),
.Y (n 7));
 OAI22X1 g758__6161(.A0 (duty_cycle[4]), .A1 (n_25), .B0
    (duty_cycle[5]), .B1 (n_2), .Y (n_6));
 NAND2XL g761 9315(.A (duty cycle[7]), .B (n 21), .Y (n 11));
 NAND2XL g762 9945(.A (counter[0]), .B (counter[1]), .Y (n 9));
 INVXL g769(.A (duty_cycle[0]), .Y (n_5));
 INVXL g770(.A (duty cycle[1]), .Y (n 4));
 INVXL g771(.A (duty cycle[6]), .Y (n 12));
 INVXL g768(.A (reset), .Y (n_34));
 INVXL g763(.A (duty cycle[5]), .Y (n 0));
 CLKINVX1 g767(.A (counter[7]), .Y (n 21));
 DFFRX1 \counter reg[1] (.RN (n 34), .CK (clk), .D (n 8), .Q
    (counter[1]), .QN (n 3));
 DFFRX1 \counter reg[3] (.RN (n 34), .CK (clk), .D (n 23), .Q
    (counter[3]), .QN (n 19));
 DFFRX1 \counter_reg[5] (.RN (n_34), .CK (clk), .D (n_30), .Q
    (counter[5]), .QN (n 2));
 DFFRX1 \counter reg[0] (.RN (n 34), .CK (clk), .D (n 1), .Q
    (counter[0]), .QN (n 1));
 DFFRX1 \counter reg[2] (.RN (n 34), .CK (clk), .D (n 15), .Q
    (counter[2]), .QN (n 14));
 DFFRX1 \counter_reg[4] (.RN (n_34), .CK (clk), .D (n_28), .Q
    (counter[4]), .QN (n 25));
endmodule
```

AREA REPORT:

Generated by: Genus(TM) Synthesis Solution 20.11-s111_1
Generated on: May 03 2025 04:11:30 pm

Modulo:

Module: pwm_generator

Technology library: slow
Operating conditions: slow (balanced_tree)
Wireload mode: enclosed
Area mode: timing library

Instance Module Cell Count Cell Area Net Area Total Area Wireload 38 331.522 0.000 331.522 <none> (D) pwm_generator

(D) = wireload is default in technology library

POWER REPORT:


Instance: /pwm_generator

Power Unit: W

PDB Frames: /stim#0/frame#0

Category	Leakage	Internal	Switching	Total	Row%
memory	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
register	1.12940e-06	8.63742e-05	1.33749e-05	1.00878e-04	82.48%
latch	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
logic	4.66342e-07	1.03961e-05	4.49658e-06	1.53591e-05	12.56%
bbox	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
clock	0.00000e+00	0.00000e+00	6.07500e-06	6.07500e-06	4.97%
pad	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
pm	0.00000e+00	0.00000e+00	0.00000e+00	0.00000e+00	0.00%
Subtotal	1.59574e-06	9.67703e-05	2.39465e-05	1.22313e-04	100.01%
Percentage	1.30%	79.12%	19.58%	100.00%	100.00%

LAYOUT:



Marks assigned	Excellent (16-20)	Good (15-10)	Satisfactory (<10)	
Conduct of Experiment(20)				
Analyze the problem and develop programming constructs (15)				
Completeness of the experiment (5)				
Observation /Record (30)	1	1		l
Interpretation of the findings (15)				
Simulation and Synthesis(5)				
Adherence to record submission deadline (5)				
Presentation and completion of record (5)				
VIVA (10)	·			
Ability to recall the theoretical concepts				
Total			•	

RESULT:

Thus, the Design, simulation, synthesis and layout generation of Pulse Width Modulation Generation were done successfully.

