


School of Computing
CIA-III Exam-JUNE 2022
Course Code: CSE402
Course Name: **Compiler Engineering**

Duration: 90 minutes

Max Marks: 50

PART A: Answer all the questions 10 x 2 = 20 Marks

1. Structure of a typical compiler.



2. Table driven scanner use a general code or an algorithm to handle different DFAs and Res. Direct code scanners implement a specific code for each state in a DFA and the code in these DFAs differ from an RE to another.


3. Top-down local allocation keeps heavily used virtual registers in physical registers. It dedicates a physical register to one virtual register for the entire basic block. Thus, a value that sees heavy use in the first half of the block and no use in the second half of the block effectively wastes that register through the second half of the block.

4. Bottom-up local allocator algorithm sequence this given string as store x2, load x3 and load x2.


5. Compensation code: Code inserted into a block Bi to counteract the effects of cross-block code motion along a path that does not include Bi.

6. Cloning for context converts the graph into single EBB. Thus, it schedules the hot paths first, and scheduled path is used as prefix for critical paths.

7. Peephole optimization:



8. CFG:



9. The compiler inserts ϕ -functions at points where different control-flow paths merge and it then renames variables to make the single-assignment property hold.

Eg: loop: $x_1 \leftarrow \phi(x_0, x_2)$

10. a. Unrolling only inner loop. b. Unrolling outer loop and fuse inner loops.

PART B: Answer any two of the following questions 2 x 10 = 20 Marks

11. Algorithm:


```

Cycle  $\leftarrow 1$ 
Ready  $\leftarrow$  leaves of  $\mathcal{D}$ 
Active  $\leftarrow \emptyset$ 
while (Ready  $\cup$  Active  $\neq \emptyset$ )
  for each op  $\in$  Active
    if  $S(op) + \text{delay}(op) < \text{Cycle}$  then
      remove op from Active
      for each successor s of op in  $\mathcal{D}$ 
        if s is ready
          then add s to Ready
  if Ready  $\neq \emptyset$  then
    remove an op from Ready
     $S(op) \leftarrow \text{Cycle}$ 
    add op to Active
  Cycle  $\leftarrow \text{Cycle} + 1$ 
  
```

Tie-breaking priority:


1. Number of immediate successors it has in D
2. Total number of descendants it has in D.
3. Rank equal to its delay
4. Rank equal to the number of operands for which this operation is the last use

12. AST:




Low-Level AST for $a \leftarrow b - 2 \times c$.

Reducing the subtree that references the variable 'c':



13. Canonical construction algorithm for parenthesis grammar.



PART C: Answer the following question 1 x 10 = 10 Marks

14. Bottom-up graph coloring register allocation:

Procedure: Discover live ranges, build an interference graph, attempt to color it, and generate spill code when needed. Push nodes into stack by checking the degree of the nodes until there exists a node in Graph.


		UEVar	VarKill	Inst. 1		Inst. 2	
Inst.	Code			Out [i]	In [i]	Out [i]	In [i]
1	$V = 1$	-	V	V	V	V	V
2	$Z = V + 1$	V	Z	Z, V	Z	Z, V	Z
3	$X = Z * V$	Z, V	X	X, Z	X, Z	X, Z	X, Z
4	$Y = X * 2$	X	Y	X, Z, Y	X, Z	X, Z, Y	X, Z
5	$W = X + Z * Y$	X, Z, Y	W	Z, W, Y	X, Z, Y	Z, W, Y	X, Z, Y
6	$U = Z + 2$	Z	U	U, W, Y	Z, W, Y	U, W, Y	Z, W, Y
7	$V = U + W + Y$	U, W, Y	V	V, U	U, W, Y	V, U	U, W, Y
8	return $V * U$	V, U		V, U	V, U	V, U	V, U

Instn	LHS	(Liveout) interferes with
1	V	V
2	Z	Z, V
3	X	X, Z, Y
4	Y	X, Z, Y
5	W	Z, W, Y
6	U	U, W, Y
7	V	U, W, Y, V


Interference graph.

(or)


Interference graph:




Annotating the Interference Graph with the degree of the nodes,



removing the nodes by selecting the node with least degree and pushing the node into the stack, we have:



Pop nodes from stack until empty and color for the nodes.



The given problem is 3-color graph. Code can be allocated in a three register machine. No need for spill code.
