AXI Lite Interface CLOCK AND RESET BLOCK s_axi_aclk -----• Synchronizes operations s_axi_aclk -----• Resets Internal States WRITE ADDRESS CHANNEL s_axi_awvalid ----s_axi_awaddr -----> Receives Write address s_axi_awready ----- Sends acknowledgment WRITE DATA CHANNEL s_axi_wvalid -----→ s_axi_wdata -----> • Receives Write data Sends acknowledgment s_axi_wready -----> WRITE RESPONSE CHANNEL s_axi_bready ----s_axi_bvalid -----• Sends Write Completion • Sends response address s_axi_bresp -----**READ ADDRESS CHANNEL** s_axi_arvalid -----> s_axi_araddr -----> • Receives read address • Sends acknowledgment s_axi_arready ----s_axi_rready -----> **READ DATA CHANNEL** s_axi_rvalid ----s_axi_rdata -----• Receives read address Sends acknowledgment s_axi_rresp -----> Memory Block (RAM) • Stores 128 x 32 - bit data • Read/Write Operations Finite State Machine (FSM) • Manages AXI transactions • Controls read/write flow