Experiment 1 - Single Precision Floating Point Adder Hardware Design

Design and modeling of the Single Precision Floating Point Adder Hardware.

Model the hardware using Verilog HDL. Icarus Verilog HDL simulation Tool.

Hardware Design will be explained on 4 Jan 2021 at 3.00PM.