

Experiment 5 - Pipelining of Integer Adder

5. Pipeline the 32-bit Integer adder (Recursive doubling based carry lookahead adder) designed in the VLSI design Course.

Ensure the stage logic delays matches with the stages of the floating point adder, which is designed in Experiment 7.

regards,
Noor