

Experiment 3 - Design of Processor Register file

Design and modeling of processor register file with 32 numbers of 32-bit registers.

Model the hardware using Verilog HDL.
Icarus Verilog HDL simulation Tool.

Hardware Design will be explained on 4 Jan 2021 at 3.00PM