

Experiment 4 - Design of Direct Cache Memory

Design and modeling of the Direct Mapped Data Cache Memory. With a block size of 16 Words, Each word is 32-bit. 1024 blocks of Cache.

Model the hardware using Verilog HDL.
Icarus Verilog HDL simulation Tool.

Hardware Design will be explained on 4 Jan 2021 at 3.00PM