

Experiment 6 - Pipelining of Integer Multiplier

6. Pipeline the 32 bit Wallace Tree Multiplier Design that was designed in VLSI Design course

Ensure the stage logic delays matches with the stages of the floating point multiplier which is designed in Experiment 8.

regards,
Noor