

Design 8-bit shift Register using Bottom-up approach using Verilog HDL