16-bit Slansky Adder design using verilog HDL