

XILINX Design Flow practice - 16-bit Array Multiplier design using Verilog HDL. Implementation on target FPGA board. Design parameter estimation.