XILINX Design Flow practice- Modeling 8-bit parity generator circuit on target fpga. Model parity generator circuit in verilog HDL