

Vikrant Singh Sisodiya

Phone: +91-8349394444 | vikrantsingh9955@gmail.com | linkedin.com/in/vikrant-singh-sisodiya

Education

Maulana Azad National Institute of Technology, Bhopal

B.Tech in Electronics and Communication Engineering

2021 – 2025

CGPA: 8.56

Army Public School, Saugor

12th Standard CBSE, 95.4%

2021

Army Public School, Saugor

10th Standard CBSE, 95%

2019

Work Experience

AMD India Pvt Ltd

Intern - Design Verification

Jan 2025 – July 2025

- Debugged failing test cases and performed root cause analysis to identify testbench and RTL design issues.
- Executed regression testing to ensure stability and correctness of RTL design across multiple test environments.
- Contributed to coverage closure by analyzing toggle coverage and adding functional test scenarios.

Projects

Single Cycle RISC-V Processor Design (Verilog HDL)

- Developed a 32-bit Single Cycle RISC-V processor with ALU, register file, and instruction memory.
- Performed functional testing and validation using simulation tools.

UART Protocol Implementation and Verification (Verilog HDL, SystemVerilog)

- Designed and implemented a UART transmitter module in Verilog, handling start bit, 8 bit data, and stop bit.
- Achieved accurate baud rate control using a clock divider parameterized by system clock and baud rate.
- Verified the module using a SystemVerilog testbench, ensuring correct timing and serial data transmission through simulation.

APB Memory Verification (SystemVerilog, UVM)

- Verified an APB-compliant memory module using SystemVerilog and the UVM methodology.
- Developed UVM components including driver, monitor, sequencer, and scoreboard for verification.
- Created and executed randomized test sequences to validate read/write transactions.

Asynchronous and Synchronous FIFO Design (Verilog HDL)

- Designed synchronous and asynchronous FIFOs for efficient intra- and inter-clock domain data transfer.
- Verified functionality and robustness through simulations and testbenches.

Skills

SystemVerilog, Verilog, UVM, Debugging, Synopsys Verdi, AMBA AXI, C++, Digital Electronics

Achievements

- Qualified GATE 2025 (ECE) with AIR 1002