

MIPS and SPIM tutorial

Part Two: load and store

November 2008

karl.marklund@it.uu.se



first_try.s

In the first part of the tutorial we examinded the following program in detail.

.text

.globl main

main:

add
$$$t2, $t0, $t1$$
 # c = a + b

jr \$ra # return to caller



The generic format of a MIPS-assembly instruction:

Operation

add, sub, addi, seq.

The first operand register, source register one.

op

rd, rs, rt

add rd, rs, rt addi rd, rs, imm

sub rd, rs, rt


seq rd, rs, rt


Register to hold the result. The *destination register*.

The second operand source register two.

There is no subi instruction... Instead, we can use addi and a negative immediate constant.

Instructions we know so far.







MIPS is a Load-Store architecture which means only load and store instructions are allowed to access memory.


lw rt, addresssw rt, address

Address format	Address computation
(register)	Content of register
imm	Immediate
imm(register)	Immediate + content of register
label	Address of label
label +/- imm	Address of label + /- immediate
label +/- imm(register)	Address of label
	+/- (Immediate + content of register)



to_and_from_memory.s





```
Simulator Window Help
      = 00400000
                   EPC
                           = 00000000
                                                 = 00000000
                                                              BadVAddr= 00000000
                                         Cause
atus = 3000 ff 10
                   HΙ
                           = 00000000
                                         LO
                                                 = 00000000
                              General Registers
 (r0) = 00000000 R8
                      (t0) = 00000000 R16 (s0) = 00000000 R24 (t8) = 00000000
 (at) = 00000000 R9
                      (t1) = 00000000
                                       R17 (s1) = 00000000 R25 (t9) = 00000000
 (v0) = 00000000
                 R10 (t2) = 00000000
                                       R18 (s2) = 00000000 R26 (k0) = 00000000
 (v1) = 000000000
                 R11 (t3) = 000000000
                                       R19 (s3) = 00000000 R27 (k1) = 00000000
                                       R20 (s4) = 00000000 R28 (qp) = 10008000
 (a0) = 00000000
                 R12 (t4) = 00000000
004000001
             0x8fa40000 lw $4, 0($29)
                                                          ; 175: lw $a0 0($sp)
                                                                                               # argc
             0x27a50004 addiu $5, $29, 4
                                                          ; 176: addiu $a1 $sp 4
004000041
                                                                                               # argv
             0x24a60004 addiu $6, $5, 4
                                                                                               # envp
                                                          ; 177: addiu $a2 $a1 4
004000081
                         sl1 $2, $4, 2
                                                          ; 178: sll $v0 $a0 2
0040000c1
             0x00041080
                         addu $6, $6, $2
                                                          ; 179: addu $a2 $a2 $v0
004000101
             0x00c23021
004000141
             0x0c100009
                         jal 0x00400024 [main]
                                                          ; 180: jal main
004000181
             0x00000000
                                                          : 181: nop
                         nop
                                                          ; 183: li $v0 10
0040001cl
             0x3402000a
                         ori $2, $0, 10
     DATA
10000000]...[0x10010000]
                             0x00000000
100100001
                             0x00000005
                                         0x00000003 0x00000000
                                                                  0x00000000
10010010]...[0x10040000]
                             0x00000000
     STACK
7fffeffc]
                             0x00000000
```

right 1990-2004 by James R. Larus (larus@cs. Rights Reserved.

and Windows ports by David A. Carley (dac@cs /right 1997 by Morgan Kaufmann Publishers, In the file README for a full copyright notice. ded: C:\Program Files\PCSpim\exceptions.s
Documents and Settings\Karl Marklund\My Docum

Single step until...

008\Tutorials By Karl Marklund\load_and

lp, press F1

=0×000000000

