

Lab 06 Report

Ryan Beck
Jared Bronson

Objectives

Implement a revised version of the Lab 5 Accumulator on the DE10-Lite development board. The design will use the two on-board push buttons. One push button will reset the board, and clear the accumulated value. The other push button will store the value on the 10-toggle switches in a FIFO. When five items are in the FIFO, it will be drained and the values from the FIFO will be added to the accumulated value. The 24-bit accumulated value will be displayed on the six 7-segment displays. The value of the toggle switches will be reflected on the 10 LEDs. Each Finite State Machine(FSM) will run on different clocks using a Phase-Locked Loop(PLL). The first FSM will run on 5 MHz clock and will manage the write side of the FIFO and Accumulator. The second FSM will run on a 12.5 MHz clock and will manage the read side of the FIFO and Accumulator. This must be implemented entirely in VHDL.

Procedures

Map out the first FSM with states for Clear, Waiting, Debounce, Pressed, Check, and Write. Map out the second FSM with states for Clear, Empty, Waiting, Accumulate, and Display. Next, create a Quartus Project File with the system builder to include the on-board clock, seven-segment displays, LEDs, push buttons, and toggle switches. Create a VHDL file with port names to match what is in the generated Verilog file, then remove the Verilog file from the project. In the generic, create an integer to use as a delay in Debounce to make sure the button does not add after false triggering.

Next, create a 10x128 FIFO to accept the value for the switches when the store button is pushed. Make variables that will be taken in by the FIFO to enable the writing process for the first FSM. Variables to enable the reading process for the second FSM will also be needed.

Create a PLL with needed variables to output the clock frequencies needed for each of the state machines. Initialize any other needed variables for the design of the FIFO Accumulator in the architecture. For the seven-segment display, make a lookup table to display each hex value. Last, create a type to be able to move through the states of each state machine.

Start by instantiating the FIFO and the PLL. Then, create a process sensitive to the reset key, to clear the FIFO. Set one process sensitive to the 5 MHz clock and one sensitive to the 12.5 MHz clock. In these two processes set the corresponding FSM to go to the clear state when reset is pushed, and set the current state to the next state.

In the next process, the sensitivity list will include KEY, fifo_full, and the 5 MHz clock. This process will control the first state machine. In the clear state, all values will be cleared and the state machine goes to Waiting. The FSM goes to the Clear state if reset is pushed, and Debounce if store is pushed. A timer is incremented in the Debounce state. When the timer equals the delay value, if the button is still pushed, the FSM will go to the Pressed state. If the button is not pushed when the timer equals delay, the FSM will go back to the Waiting state. While the FSM is in the Pressed state, it waits for the store button to be released and will go to the Check state. The Check state looks at the amount of input in the FIFO. If the FIFO is full, the FSM goes back to the Waiting state, otherwise it will go to the writing state. Once in the Writing state, the value given by the 10 toggle switches is stored in the FIFO, and the FSM goes back to Waiting.

The next process will control the second FSM and will be sensitive to the push buttons, fifo_empty, fifo_full, rd_en, and the 12.5 MHz clock. The Clear state will set everything to zero including the seven-segment display, and go into the Empty state. The FIFO is cleared in the Empty state by reading what is in the FIFO until it is empty. Once the FIFO is empty, the FSM goes to Waiting. If reset is pushed, the FSM goes back to the Clear state. This Waiting state will send the FSM to Accumulate only when the FIFO has 5 inputs. The Accumulate state will take an input out of the FIFO and add it to the accumulated value. Once the FIFO is empty, the FSM will navigate to the Display state. The Display state takes the 24-bit accumulated value and shows it on the six 7-segment displays. After the value is displayed, the FSM goes back to Waiting.

Define one more process sensitive to the 50 MHz clock to continuously update the LEDs to show the state of the 10 toggle switches. Implement the design on the development board to ensure it works as intended.

Results

The FIFO_Accumulator file shown in figures successfully implements the design. There were a lot of issues implementing the two state machines, and processing data in the FIFO properly. There were problems with reading from the FIFO at the proper time, inferred latches, and the FSMs not going between states properly. To debug the design, a test bench was used to run simulations, as well as the signal tap logic analyzer in Quartus. Because of the issues, the design instantiates the PLL, but the FSMs are running off of the same 50 MHz clock.

Conclusion

In conclusion, we were able to implement a design using two state machines. The design took input from the 10 toggle switches and stored it in a FIFO when the store button was pushed. When the FIFO was full, the values were read and added to the accumulated value. The clear button resets all the values, including the 7-segment displays. The value of the toggle switches displays on the LEDs. While we instantiated the PLL we were not able to implement it into the design of the two FSMs.

Figures

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity fifo_accumulator is
6
7  generic(
8      -- Add generics here --
9      -- NAME : TYPE := DEFAULT_VALUE (separated by ; ) --
10     DELAY : integer := 2500000 -- Number of clock cycles for debounce
11 );
12
13 port (
14     -- Declare module ports here --
15     -- NAME : DIRECTION TYPE (separated by ; ) --
16
17     -- CLK input --
18     -- ADC_CLK_10 : in std_logic; -- 10 MHz
19     MAX10_CLK1_50 : in std_logic; -- 50 MHz 1
20     -- MAX10_CLK2_50 : in std_logic; -- 50 MHz 2
21
22     -- Button input --
23     KEY : in std_logic_vector (1 downto 0);
24
25     -- 7-Segment output --
26     HEX0 : out std_logic_vector(7 downto 0);
27     HEX1 : out std_logic_vector(7 downto 0);
28     HEX2 : out std_logic_vector(7 downto 0);
29     HEX3 : out std_logic_vector(7 downto 0);
30     HEX4 : out std_logic_vector(7 downto 0);
31     HEX5 : out std_logic_vector(7 downto 0);
32
33     -- Switches --
34     SW : in std_logic_vector(9 downto 0);
35
36     -- LEDs --
37     LEDR : out std_logic_vector(9 downto 0)
38 );
39
40 end entity fifo_accumulator;
41
42 architecture behavioral of fifo_accumulator is
43
44     -- Components --
45     -- FIFO --
46     component accum_FIFO IS
47     PORT
48     (
49         aclr      : IN STD_LOGIC := '0';
50         data       : IN STD_LOGIC_VECTOR (9 DOWNTO 0);
51         rdclk      : IN STD_LOGIC ;
52         rdreq      : IN STD_LOGIC ;
53         wrclk      : IN STD_LOGIC ;
54         wrreq      : IN STD_LOGIC ;
55         q          : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
56         rdempty    : OUT STD_LOGIC ;
57         rdusedw    : OUT STD_LOGIC_VECTOR (6 DOWNTO 0);
58         wrusedw    : OUT STD_LOGIC_VECTOR (6 DOWNTO 0)
59     );
60     END component;
61
62     -- PLL --
63     component my_PLL IS
64     PORT
65     (
66         areset     : IN STD_LOGIC := '0';
67         inclk0     : IN STD_LOGIC := '0';
68         c0         : OUT STD_LOGIC ;
69         c1         : OUT STD_LOGIC ;
70         locked     : OUT STD_LOGIC
71     );
72     END component;
73
74     -- Variables
75     signal add      : integer;
76     signal sum      : unsigned(23 downto 0); -- Accumulated total
77     signal timer    : integer := 0; -- Timer for debounce
78
79     --7-segment display
80     type SEVEN_SEG is array (0 to 15) of std_logic_vector(7 downto 0); -- Define new type for lookup table
81     constant table : SEVEN_SEG := (
82         X"C0", X"F9", X"A4", X"B0", -- 0, 1, 2, 3
83         X"99", X"92", X"82", X"F8", -- 4, 5, 6, 7
84         X"80", X"90", X"88", X"83", -- 8, 9, A, B
85         X"C6", X"A1", X"86", X"8E"); -- C, D, E, F
86
87     -- FSM States
88     type state_type is (
89         Clear,
90         Waiting,
91         Debounce,
92         Pressed,
93         Check,
94         Writing,
95         Empty,
96         Accumulate,
97         Display
98     );
99
100

```

Figure 1: FIFO_Accumulator.vhd Pt 1

```

100
101 signal FSM1_current_state, FSM1_next_state, FSM2_current_state, FSM2_next_state: state_type;
102
103 -- PLL Signals --
104 signal pll_Reset      : std_logic := '0'; -- Reset PLL
105 signal pll_outCLK1    : std_logic;      -- PLL output clock 1
106 signal pll_outCLK2    : std_logic;      -- PLL output clock 2
107 signal pll_locked     : std_logic;      -- PLL Locked
108
109 -- FSM1 Signals --
110 signal wr_en          : std_logic;      -- Enable write to FIFO
111 signal wr_data        : std_logic_vector(9 downto 0); -- Data to write to FIFO
112 signal fifo_full      : std_logic;      -- Binary signal flag for fifo is full (also used in FSM2)
113 signal word_count_wr  : std_logic_vector(6 downto 0); -- How many words are used write side
114
115 -- FSM2 Signals --
116 signal rd_data        : std_logic_vector(9 downto 0); -- Data to read from FIFO
117 signal fifo_empty     : std_logic;      -- Binary signal flag for fifo is empty
118 signal rd_en          : std_logic;      -- Enable read from FIFO
119 signal fifo_clear     : std_logic;      -- Set to clear FIFO
120 signal word_count_rd  : std_logic_vector(6 downto 0); -- How many words are used read side
121
122 -- Misc FIFO Signals --
123 signal aclr_sig : STD_LOGIC;
124
125
126 begin
127
128 -- Instantiate FIFO IP --
129 accum_FIFO_inst : accum_FIFO PORT MAP (
130     aclr      => aclr_sig, -- Asynchronous clear
131     data      => wr_data,  -- Data into FIFO
132     rdclk     => MAX10_CLK1_50, -- Change to PLL output FMS2
133     rdreq     => rd_en,    -- Read acknowledge
134     wrclk     => MAX10_CLK1_50, -- Change to PLL output FMS1
135     wrreq     => wr_en,    -- Write enable
136     q         => rd_data,  -- Data out of FIFO
137     rdempty   => fifo_empty, -- Read side empty
138     rdusedw   => word_count_rd, -- Read side word count
139     wrusedw   => word_count_wr -- Write side word count
140 );
141
142
143 -- Instantiate PLL IP --
144 my_PLL_inst : my_PLL
145     PORT MAP (
146         areset  => pll_Reset,
147         inclk0  => MAX10_CLK1_50,
148         c0      => pll_outCLK1,
149         c1      => pll_outCLK2,
150         locked  => pll_locked
151     );
152
153 -- Asynchronous Clear of FIFO --
154 process ( KEY(0) )
155 begin
156     if (KEY(0) = '0') then
157         aclr_sig <= '1';
158     else
159         aclr_sig <= '0';
160     end if;
161 end process;
162
163 -- FSM1 State Controller --
164 -- Replace MAX10_CLK1_50 with output from PLL --
165 process ( MAX10_CLK1_50 )
166 begin
167     if rising_edge(MAX10_CLK1_50) then
168         if KEY(0) = '0' then
169             -- Reset behavior --
170             FSM1_current_state <= Clear;
171         else
172             -- Normal behavior --
173             FSM1_current_state <= FSM1_next_state;
174         end if;
175     end if;
176 end process;
177
178
179
180
181
182
183

```

Figure 2: FIFO_Accumulator.vhd Pt 2

```

184 -- FSM1 Behavior Controller --
185 process ( KEY, timer, fifo_full, MAX10_CLK1_50 )
186 begin
187     --case FSM1_current_state is
188     if rising_edge(MAX10_CLK1_50) then
189         case FSM1_current_state is
190             when Clear =>
191                 --Reset
192                 wr_data <= (others => '0');
193                 wr_en <= '0';
194                 timer <= 0;
195                 --If reset is released
196                 if KEY(0) = '1' then
197                     --Move to next state
198                     FSM1_next_state <= Waiting;
199                 else
200                     FSM1_next_state <= Clear;
201                 end if;
202             when Waiting =>
203                 --If reset is pushed
204                 wr_data <= (others => '0');
205                 wr_en <= '0';
206                 timer <= 0;
207                 if KEY(0) = '0' then
208                     --Go to clear
209                     FSM1_next_state <= Clear;
210                 --If add is pressed
211                 elsif KEY(1) = '0' then
212                     --Next state is debounce
213                     FSM1_next_state <= Debounce;
214                 end if;
215             when Debounce =>
216                 wr_data <= (others => '0');
217                 wr_en <= '0';
218                 --If timer = DELAY
219                 if timer = DELAY then
220                     --If add is still pressed
221                     if KEY(1) = '0' then
222                         --Next state is pressed
223                         FSM1_next_state <= Pressed;
224                     else
225                         --Next state is waiting
226                         FSM1_next_state <= Waiting;
227                     end if;
228                 else
229                     --Increment timer
230                     timer <= timer + 1;
231                     FSM1_next_state <= Debounce;
232                 end if;
233             when Pressed =>
234                 timer <= 0;
235                 --Wait for add to be released
236                 if KEY(1) = '1' then
237                     wr_en <= '0';
238                     --Next state is check
239                     FSM1_next_state <= Check;
240                     --Write data to fifo
241                     wr_data <= SW;
242                 else
243                     wr_en <= '0';
244                     wr_data <= (others => '0');
245                     FSM1_next_state <= Pressed;
246                 end if;
247             when Check =>
248                 timer <= 0;
249                 --If FIFO is full
250                 if word_count_wr = "0000101" then
251                     wr_en <= '0';
252                     wr_data <= (others => '0');
253                     --Next state is waiting
254                     FSM1_next_state <= Waiting;
255                 --If fifo is not full
256                 else
257                     --Next state is Writing
258                     if wr_en = '1' then
259                         wr_en <= '0';
260                     else
261                         wr_en <= '1';
262                     end if;
263                     FSM1_next_state <= Writing;
264                 end if;
265             when Writing =>
266                 timer <= 0;
267                 --Disable wr_en
268                 wr_data <= (others => '0');
269                 --Next state is waiting
270                 FSM1_next_state <= Waiting;
271             when others =>
272                 --Default to waiting
273                 FSM1_next_state <= Waiting;
274                 wr_data <= (others => '0');
275                 wr_en <= '0';
276                 timer <= 0;
277         end case;
278     end if;
279 end process;
280

```

Figure 3: FIFO_Accumulator.vhd Pt 3

```

294 -- FSM2 State Controller --
295 -- Replace MAX10_CLK1_50 with output from PLL --
296 process ( MAX10_CLK1_50 )
297 begin
298     if rising_edge(MAX10_CLK1_50) then
299         if KEY(0) = '0' then
300             -- Reset behavior --
301             FSM2_current_state <= Clear;
302         else
303             -- Normal behavior --
304             FSM2_current_state <= FSM2_next_state;
305         end if;
306     end if;
307 end process;
308
309
310
311
312
313
314
315 -- FSM2 Behavior Controller --
316 process ( KEY, fifo_empty, fifo_full, MAX10_CLK1_50, rd_en )
317 begin
318     if rising_edge(MAX10_CLK1_50) then
319         case FSM2_current_state is
320             when Clear =>
321                 --Reset
322                 sum <= (others => '0');
323                 add <= 0;
324                 rd_en <= '0';
325                 -- Clear 7 Segment
326                 HEX0 <= table(0);
327                 HEX1 <= table(0);
328                 HEX2 <= table(0);
329                 HEX3 <= table(0);
330                 HEX4 <= table(0);
331                 HEX5 <= table(0);
332
333                 --If reset is released
334                 if KEY(0) = '1' then
335                     --Enable Read
336                     fifo_clear <= '1';
337                     --Move to next state
338                     FSM2_next_state <= Empty;
339                 else
340                     FSM2_next_state <= Clear;
341                 end if;
342             when Empty =>
343                 --If fifo is empty
344                 if fifo_empty = '1' then
345                     --Disable read
346                     fifo_clear <= '0';
347                     --Next State is waiting
348                     FSM2_next_state <= Waiting;
349                 end if;
350             when Waiting =>
351                 if word_count_rd = "0000101" then
352                     --Next state is accumulate
353                     FSM2_next_state <= Accumulate;
354                     -- Set read enable
355                     rd_en <= '0';
356                 else
357                     FSM2_next_state <= Waiting;
358                 end if;
359             when Accumulate =>
360                 --If fifo_empty
361                 if fifo_empty = '1' then
362                     --disable read
363                     rd_en <= '0';
364                     --if MAX10_CLK1_50 = '0' then
365
366                     --add sum with rd_data
367                     sum <= sum + unsigned(rd_data);
368
369                     --end if;
370                     --Next state display
371                     FSM2_next_state <= Display;
372                 else
373                     rd_en <= '1';
374                     if rd_en = '1' then
375                         --add sum with rd_data
376                         sum <= sum + unsigned(rd_data);
377                     end if;
378                     FSM2_next_state <= Accumulate;
379                 end if;
380             when Display =>
381                 -- Update 7-Segment --
382                 HEX0 <= table(to_integer(sum(3 downto 0)));
383                 HEX1 <= table(to_integer(sum(7 downto 4)));
384                 HEX2 <= table(to_integer(sum(11 downto 8)));
385                 HEX3 <= table(to_integer(sum(15 downto 12)));
386                 HEX4 <= table(to_integer(sum(19 downto 16)));
387                 HEX5 <= table(to_integer(sum(23 downto 20)));
388                 FSM2_next_state <= Waiting;
389
390
391
392
393
394

```

Figure 4: FIFO_Accumulator.vhd Pt 4

```

395         when others =>
396             --Default to Waiting
397             FSM2_next_state <= Waiting;
398
399         end case;
400     end if;
401 end process;
402
403
404     -- Constant update LEDR Process --
405     process (MAX10_CLK1_50)
406     begin
407         if rising_edge(MAX10_CLK1_50) then
408             LEDR <= SW;
409         end if;
410     end process;
411
412
413
414
415 end architecture behavioral;
416

```

Figure 5: FIFO_Accumulator.vhd Pt 5




Figure 6: FIFO_Accumulator FSM1

FSM2: Read Side

Inputs

ReadData -> rd_data(23 downto 0)
Empty -> fifo_empty

Outputs

-Physical
7-Segment -> HEX(5 downto 0)
-Software
ReadEnable -> rd_en

Signals

Full -> fifo_full (Used as input here and FSM1)
Total -> sum (Running total of accumulated value)

Current State

Clear
Clear
Empty
Empty
Waiting
Waiting
Accumulate
Accumulate
Accumulate
Display
Display

Input

/KEY(0)
/KEY(0)
!fifo_empty
fifo_empty
/KEY(0)
/KEY(0)&fifo_full
!fifo_empty
fifo_empty
N/A

Next State

Clear
Clear
Empty
Empty
Waiting
Clear
Accumulate
Accumulate
Display
Waiting

Output

Remain in Clear, clear sum, clear HEX output
Move to Empty, set rd_en
Stay in Empty
Move to waiting when FIFO empty, reset rd_en
Move to clear on Reset
Move to Accumulate when FIFO full, set rd_en
Remain in Accumulate until empty, adding data from rd_data to sum
Move to display, reset rd_en
Move to waiting, store sum in HEX output




Figure 7: FIFO_Accumulator FSM2