Lab 08 Report

Ryan Beck Jared Bronson

Objectives

For this lab, build a project on the DE10-LITE that takes an ADC measurement at a 1 Hz rate. Display the reading from the ADC on the appropriate number of seven-segment displays using hex values. Interface a potentiometer to the system and show the displayed value changing as the pot is adjusted. This should be implemented entirely in VHDL.

Procedures

Using the system builder create a Quartus project file with the on-board clock, the Arduino header, and the 6 seven-segment displays. Take the generated Verilog file and create a VHDL file with matching port names. After creating the VHDL file, take the Verilog file out of the project. In the generic, create a value for to compare to the sample counter.

Using the IP catalog, create an ADC. The ADC will have an input clock of 10 MHz and a sample rate of 1 MHz. Change the reference voltage to internal, and activate channel zero. Using the IP catalog again create a PLL to pass into the ADC. Change the frequency of the input clock to 10 MHz to match the ADC.

In the architecture, create components to match the generated files of the ADC and PLL. Declare signals to use for the ADC and PLL signals. Next, create a table with values that correspond to each of the 16 hex values for display. Last, create signals to hold the display value, a counter for samples, and a value for when the display updates.

Instantiate the IP blocks for the ADC and PLL. Then, define a process for the on-board clock to add to the sample counter if it is less than the sample period value in the generic. If the sample counter is greater than the sample period, the counter will reset, and the display trigger will be driven high.

Define another process sensitive to the on-board clock. This process will look at the response valid output from the ADC. If the response valid goes high, the response data output will be scaled to a voltage and stored in the display.

The last process will again be sensitive to the on-board clock. This process will update the sevensegment display with the reading from the ADC. Next, compile the design and program to the development board for final testing.

Results

The ADC file, shown in figures, successfully reads voltage passed into channel zero of the ADC. The display is updated at a 1 Hz rate on the last three of the seven-segment displays. This is because the data read from the ADC is a 12-bit value. Using a potentiometer interfaced to the ADC, the voltage read decreases with more resistance, and increases with less resistance. This is done using only VHDL.

Conclusion

In conclusion, we were able to read an input voltage passed into the ADC and display it on 3 seven-segment displays. This was done using only VHDL in our Quartus project. The value of the voltage is shown using hex values, and is updated every second, or at a 1 Hz rate. A potentiometer successfully shows the value increasing and decreasing with varying voltage.

Figures

```
library ieee;
 2
      use ieee.std_logic_1164.all;
      use ieee.numeric_std.all;
 4
 5
6
    ⊟entity adc is
 7
8
         generic(
                     Add generics here
 9
             -- NAME : TYPE := DEFAULT_VALUE (separated by , ) --
10
             SAMPLE_PERIOD : integer := 10000000
11
12
         );
13
         port (
14
15
                 -- Declare module ports here --
16
             -- NAME : DIRECTION TYPE (separated by ; ) --
17
18
             -- CLK input --
             ADC_CLK_10 : in std_logic; -- 10 MHz
19
20
             --MAX10_CLK1_50 : in std_logic; -- 50 MHz 1
--MAX10_CLK2_50 : in std_logic; -- 50 MHz 2
21
22
23
24
25
26
27
28
             -- Button input --
             KEY : in std_logic_vector (1 downto 0);
             -- 7-Segment output --
             HEX0 : out std_logic_vector(7 downto 0);
             HEX1 : out std_logic_vector(7 downto 0);
29
             HEX2 : out std_logic_vector(7 downto 0);
             HEX3 : out std_logic_vector(7 downto 0);
HEX4 : out std_logic_vector(7 downto 0);
30
31
             HEX5 : out std_logic_vector(7 downto 0);
32
33
             HEX6 : out std_logic_vector(7 downto 0);
34
35
             -- Arduino Header --
36
                                 : inout std_logic_vector(15 downto 0);
             ARDUINO_IO
37
             ARDUINO_RESET_N
                                : inout std_logic
38
39
         );
40
41
      end entity adc;
```

Figure 1: ADC.vhd Pt 1

```
parchitecture behavioral of adc is
44
45
46
               -- Components --
       中上日日
               -- ADC -
47
48
               component my_ADC is
                    port (
                         clock_clk : in std_logic
reset_sink_reset_n : in std_logic
adc_pll_clock_clk : in std_logic
adc_pll_locked_export : in std_logic
command_valid : in std_logic
command_channel : in std_logic
command_startofpacket : in std_logic
                                                                                                                                   := 'X';
:= 'X';
:= 'X';
:= 'X';
:= 'X';
49
                                                                                                                                                                        -- c1k
                                                                                                                                                                        -- reset_n
50
51
52
53
54
55
                                                                                                                                                                        -- clk
                                                                                                                                                                       -- export
                                                                                                                                                                        -- valid
                                                                                                                                   := X;
:= (others => 'X'); -- channel
:= 'X'; -- startofpacket
                                                                      in std_logic_vector(4 downto 0)
56
57
                                                                                                                                                                       -- endofpacket
                          command_endofpacket
                                                                   : in std_logic
                         command_ready
response_valid
                                                                   : out std_logic;
                         response_channel : out std_logic;
response_data : out std_logic_vector(4 downto 0);
response_startofpacket : out std_logic;
response_endofpacket : out std_logic;
response_endofpacket : out std_logic;
                                                                                                                                                                       -- valid
58
59
60
                                                                                                                                                                       -- channel
                                                                                                                                                         -- data
                                                                                                                                                                        -- startofpacket
61
62
                                                                                                                                                                        -- endofpacket
63
               end component my_ADC;
64
65
66
               -- PLL --
67
68
               component my_PLL IS
                    PORT
69
70
71
72
73
74
75
76
                    (
                                        : IN STD_LOGIC := '0';
: IN STD_LOGIC := '0';
: OUT STD_LOGIC ;
                          areset
                          inclk0
                         locked
                                          : OUT STD_LOGIC
               END component;
               Figure 2:ADC.vhd Pt 2
```

```
-- Declare internal signals here -- (terminated by ; )
-- signal NAME : TYPE ;
 78
 80
             -- ADC Command Signals --
                                                                                                      := '1';
:= "00001";
 81
             signal command_valid
                                                        : std_logic
                                                                                                                                  -- valid
                                                       : std_logic_vector(4 downto 0)
: std_logic
: std_logic
 82
             signal command_channel
                                                                                                                                 -- channel
                                                                                                          '1';
'1';
                                                                                                                                 -- startofpacket
             signal command_startofpacket
 83
84
                                                                                                       :=
             signal command_endofpacket
                                                                                                                                 -- endofpacket
 85
             signal command_ready
                                                                                                                                  -- ready
                                                        : std_logic;
 86
 87
             -- ADC Response Signals --
 88
89
90
            signal response_valid : std_logic;
signal response_channel : std_logic_vector(4 downto 0);
signal response_data : unsigned(11 downto 0);
signal response_startofpacket : std_logic;
signal response_endofpacket : std_logic;
                                                                                                                                  -- valid
                                                                                                                                  -- channel
                                                                                                                     -- data
 91
                                                                                                                                  -- startofpacket
 92
                                                                                                                                  -- endofpacket
 93
94
95
96
97
             -- PLL Signals --
                                                            : std_logic
: std_logic
             signal c0_sig
signal locked_sig
                                                                                                            := 'X';
:= 'X';
                                                                                                                                  -- clk
                                                                                                                                  -- export
 98
 99
             --7-segment display
            100
101
       \Box
102
103
104
105
106
107
              -- MISC --
            signal sample_counter : integer := 0;
signal sample_trigger : std_logic;
signal display : unsigned(12 downto 0) := (others => '0');
signal next_display : unsigned(12 downto 0) := (others => '0');
signal temp_display : integer;
108
109
110
111
113
114
```

Figure 3: ADC.vhd Pt 3

```
115
116
117
          begin
               -- Instantiate IP Blocks --
118
119
               u0 : component my_ADC
121
122
                   port map (
-- Input
                                                          => ADC_CLK_10,
=> KEY(0),
=> c0_sig,
=> locked_sig,
=> command_valid,
=> command_channel,
123
124
125
                        clock_clk
                                                                                                                                          clock.clk
                       reset_sink_reset_n
adc_pll_clock_clk
adc_pll_locked_export
command_valid
command_channel
                                                                                                                       -- reset_sink.reset_n
-- adc_pll_clock.clk
-- adc_pll_locked.export
-- command.valid
126
127
128
                                                                                                                                                 .channel
129
130
                        command_startofpacket => command_startofpacket,
command_endofpacket => command_endofpacket,
                                                                                                                                                 .startofpacket
                                                                                                                                                 .endofpacket
131
132
                        -- Output
                        command ready
                                                          => command_ready,
=> response_valid,
                                                                                                                                                 .readv
133
                        response_valid
                                                                                                                                     response.valid
134
135
                        response_channel
                                                          => response_channel,
                                                                                                                                                 .channel
                        response data
                                                          => response data.
                                                                                                                                                 .data
136
                        response_startofpacket => response_startofpacket,
                                                                                                                                                  .startofpacket
137
138
                        response_endofpacket => response_endofpacket
                                                                                                                                                  .endofpacket
139
                -- PLL --
140
141
              my_PLL_inst : my_PLL PORT MAP (
142
143
                   areset
inclk0
                                  => NOT KEY(0),
=> ADC_CLK_10,
144
145
146
                    locked
                                  => locked_sig
```

Figure 4: ADC.vhd Pt 4

```
148
           -- Timing Controller --
149
           process (ADC_CLK_10)
150
           begin
151
                  rising_edge(ADC_CLK_10) then
                   if sample_counter < SAMPLE_PERIOD - 1 then
152
                      sample_counter <= sample_counter + 1;
sample_trigger <= '0';</pre>
153
154
      占
155
156
                      sample_counter <= 0;</pre>
                      sample_trigger <= '1';</pre>
157
158
                  end if;
159
               end if;
160
           end process;
161
162
           -- Sampling controller --
           process (ADC_CLK_10)
163
164
           begin
                  rising_edge(ADC_CLK_10) then
if (response_valid = '1') then
165
166
                      temp_display <= to_integer(response_data) * 2 * 2500 / 4094;</pre>
167
                      display <= to_unsigned(temp_display, display'length);</pre>
168
169
                  end if;
               end if;
170
171
           end process;
172
```

Figure 5: ADC.vhd Pt 5

```
173
          --process to drive 7 segment
174
          process (ADC_CLK_10)
175
          begin
176
             if rising_edge(ADC_CLK_10) then
                if (sample_trigger = '1') then
177
                   HEX0 <= table(to_integer(display(3 downto 0)));</pre>
178
                   HEX1 <= table(to_integer(display(7 downto 4)));</pre>
179
180
                   HEX2 <= table(to_integer(display(11 downto 8)));</pre>
                   HEX3 <= X"FF";
181
                   HEX4 <= X"FF":
182
                   HEX5 <= X"FF";
183
                elsif KEY(0) = '0' then
184
185
                   HEX0 \ll table(0);
186
                   HEX1 <= table(0);
                   HEX2 \le table(0);
187
                   HEX3 <= X"FF";
188
                   HEX4 <= X"FF":
189
                   HEX5 <= X"FF";
190
191
                end if;
192
             end if;
193
          end process;
194
      Lend architecture behavioral;
195
196
```

Figure 6: VGA.vhd Pt 6