Lab 05 Report

Ryan Beck Jared Bronson

Objectives

Implement a 24-bit accumulator on the DE10-Lite board. The accumulator must be implemented as a VHDL Finite State Machine. One push button will be used to "add" a new value to the accumulated value. The accumulated value will be displayed as a hexadecimal value on the six 7-segment displays. The other push button will clear the accumulated value and reset the six 7-segment displays to show all zeros. Using the 10 toggle switches on the board, the 10-bit unsigned value to be added to the accumulator will be provided. The accumulator can be used by setting the toggle switches to the desired number, then pressing "add" to update the accumulated value. The 10 LEDs reflect the state of the 10 toggle switches. A logic '1' turns the LED on, and '0' turns it off. The "add" button will be de-bounced using the State Machine. One push of the "add" button will result in only one accumulate operation, regardless of how long the button is pushed.

Procedures

Map out a Finite State Machine (FSM) with states for Clear, Waiting, Debounce, Pressed, and Accumulate. Using the system builder, create a Quartus Project File that uses the on-board clock, 7-segment display, push buttons, toggle switches, and LEDs. Create a VHDL file with port names to match what is in the generated Verilog file, then remove the Verilog file from the project. In the generic, create an integer to use as a delay in Debounce to make sure the button does not add after false triggering.

Next, create the architecture of the project. Create a 10-bit signal to take the input value from the toggle switches, a 24-bit signal for the accumulated value, and an integer to count clock cycles when "add" is pushed. Then, create a type with each of the states outlined in the FSM, and a signal to go through each of the states. Define a table with values to be called so the accumulator value can be shown on the 7-segment.

Define a process for the on-board clock. In this process, on the rising edge of the clock, the next state of the state machine becomes the current state. Define another process for the on-board clock. This process will have a case statement to define what inputs move states in the FSM. Implement the designed FSM using the case statement. The Debounce state will have a delay to ensure the FSM does not go to the next state if the button is falsely triggered. Create another process sensitive to the clock. This process will update the LEDs to show the state of the switches, and update the 7-segment display to show the accumulated value.

Results

The accumulator file, shown in figures, successfully implements the desired 24-bit accumulator on the DE10-Lite board. The design takes an unsigned 10-bit number from the toggle switches and displays the state on the LEDs. While the "add" button is pushed the accumulated value does not change. Once the "add" button is released, the 10-bit value from the toggle switches is added to the accumulated value. When the reset button is pushed, the display and the accumulated value is cleared.

Conclusion

In conclusion, we were able to implement an accumulator on the development board. One push button adds a value from the toggle switches to the accumulated value and shows it on the six 7-segment display. The other push button will clear the accumulated value and show all zeros on the display. If the "add" button is held, none of the values change. Once the button is released, only one accumulate operation is performed.

Figures

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
     pentity accumulator is
-- CLK input --
ADC_CLK_10 : in std_logic; -- 10 MHz
--MAX10_CLK1_50 : in std_logic; -- 50 MHz 1
--MAX10_CLK2_50 : in std_logic; -- 50 MHz 2
               -- Button input --
KEY : in std_logic_vector (1 downto 0);
                 -- 7-Segment output --
               --/-segment output --
HEXO: out std_logic_vector(7 downto 0);
HEX1: out std_logic_vector(7 downto 0);
HEX2: out std_logic_vector(7 downto 0);
HEX3: out std_logic_vector(7 downto 0);
HEX4: out std_logic_vector(7 downto 0);
HEX5: out std_logic_vector(7 downto 0);
               --Switches--
SW : in std_logic_vector(9 downto 0);
               LEDR : out std_logic_vector(9 downto 0)
       end entity accumulator;
     parchitecture behavioral of accumulator is
           -- Declare internal signals here -- (terminated by ; )
           -- signal NAME : TYPE;
signal add : unsigned(9 downto 0); -- Current input from switches
signal sum : unsigned(23 downto 0); -- Running total
signal TIMER : integer := 0; -- Debounce timer
           type state_type is (CLEAR, WAITING, DEBOUNCE, PRESSED, ACCUMULATE);
signal current_state, next_state: state_type;
```

Figure 1: Accumulator.vhd Pt 1

```
63
           begin
  64
65
66
                       -- State Controller process (ADC_CLK_10)
            阜
                     67
68
69
70
71
72
73
74
75
76
77
78
80
81
82
83
84
85
86
87
88
88
88
            星上
                                         current_state <= next_state;</pre>
                      end process;
                     -- Behavior Controller --
process (ADC_CLK_10)
begin
if rising_edge(ADC_CLK_10) then
            中国
                                   case current_state is
                                         when CLEAR =>
    -- Reset sum and add
    add <= (others => '0');
    sum <= (others => '0');
                                                -- If no RESET pressed
if KEY(0) = '1' then
-- Move to WAITING
next_state <= WAITING;
  90
91
92
93
94
95
96
97
98
99
                                                 end if;
                                          when WAITING =>
                                                 -- Clear add
add <= unsigned(SW);
                                                 -- If ADD pressed
if KEY(1) = '0' then
   -- Reset debounce timer
TIMER <= 0;</pre>
100
101
102
                                                       -- Move to DEBOUNCE
next_state <= DEBOUNCE;
                                                 end if:
103
104
105
                                         106
107
108
109
110
111
112
                                                       else
-- Otherwise return to WAITING (bounced signal)
next_state <= WAITING;
end if;
113
114
                                                end if;
else
-- Increment timer
TIMER <= TIMER + 1;
end if;
            中
115
116
117
118
119
                                         when PRESSED =>
    -- If ADD released, move to ACCUMULATE
    if KEY(1) = '1' then
        next_state <= ACCUMULATE;
    end if;</pre>
120
121
122
123
124
125
                                         126
127
128
129
130
131
132
                                                       sum <= sum + add;
                                                 end if;
                                                -- Move to WAITING
next_state <= WAITING;</pre>
135
136
137
138
                                          when others =>
   -- DEFAULT: Move to WAITING
   next_state <= WAITING;</pre>
139
140
141
                      end case;
end if;
end process;
142
143
144
145
                      -- LEDR and 7-segment Controller --
-- Continuously updating outputs to reflect internal signals and switches
process (ADC_CLK_10)
begin
if rising_edge(ADC_CLK_10) then
-- Update LEDR with SW input
146
147
148
            中中中
149
150
151
152
                                  -- Update LEDR with SW input
LEDR <= SW;
-- Update 7-Segment --
HEXO <= table(to_integer(sum(3 downto 0)));
HEX1 <= table(to_integer(sum(7 downto 4)));
HEX2 <= table(to_integer(sum(11 downto 8)));
HEX3 <= table(to_integer(sum(15 downto 12)));
HEX4 <= table(to_integer(sum(19 downto 16)));
HEX5 <= table(to_integer(sum(23 downto 20)));
153
154
155
156
157
158
159
160
                      end if;
end process;
161
162
           Lend architecture behavioral;
```

Figure 2: Accumulator.vhd Pt 2




Figure 3: Accumulator FSM