# Lab 06 Report

Ryan Beck Jared Bronson

# **Objectives**

Implement a revised version of the Lab 5 Accumulator on the DE10-Lite development board. The design will use the two on-board push buttons. One push button will reset the board, and clear the accumulated value. The other push button will store the value on the 10-toggle switches in a FIFO. When five items are in the FIFO, it will be drained and the values from the FIFO will be added to the accumulated value. The 24-bit accumulated value will be displayed on the six 7-segment displays. The value of the toggle switches will be reflected on the 10 LEDs. Each Finite State Machine(FSM) will run on different clocks using a Phase-Locked Loop(PLL). The first FSM will run on 5 MHz clock and will manage the write side of the FIFO and Accumulator. The second FSM will run on a 12.5 MHz clock and will manage the read side of the FIFO and Accumulator. This must be implemented entirely in VHDL.

### **Procedures**

Map out the first FSM with states for Clear, Waiting, Debounce, Pressed, Check, and Write. Map out the second FSM with states for Clear, Empty, Waiting, Accumulate, and Display. Next, create a Quartus Project File with the system builder to include the on-board clock, seven-segment displays, LEDs, push buttons, and toggle switches. Create a VHDL file with port names to match what is in the generated Verilog file, then remove the Verilog file from the project. In the generic, create an integer to use as a delay in Debounce to make sure the button does not add after false triggering.

Next, create a 10x128 FIFO to accept the value for the switches when the store button is pushed. Make variables that will be taken in by the FIFO to enable the writing process for the first FSM. Variables to enable the reading process for the second FSM will also be needed.

Create a PLL with needed variables to output the clock frequencies needed for each of the state machines. Initialize any other needed variables for the design of the FIFO Accumulator in the architecture. For the seven-segment display, make a lookup table to display each hex value. Last, create a type to be able to move through the states of each state machine.

Start by instantiating the FIFO and the PLL. Then, create a process sensitive to the reset key, to clear the FIFO. Set one process sensitive to the 5 MHz clock and one sensitive to the 12.5 MHz clock. In these two processes set the corresponding FSM to go to the clear state when reset is pushed, and set the current state to the next state.

In the next process, the sensitivity list will include KEY, fifo\_full, and the 5 MHz clock. This process will control the first state machine. In the clear state, all values will be cleared and the state machine goes to Waiting. The FSM goes to the Clear state if reset is pushed, and Debounce if store is pushed. A timer is incremented in the Debounce state. When the timer equals the delay value, if the button is still pushed, the FSM will go to the Pressed state. If the button is not pushed when the timer equals delay, the FSM will go back to the Waiting state. While the FSM is in the Pressed state, it waits for the store button to be released and will go to the Check state. The Check state looks at the amount of input in the FIFO. If the FIFO is full, the FSM goes to the back to the Waiting state, otherwise it will go to the writing state. Once in the Writing state, the value given by the 10 toggle switches is stored in the FIFO, and the FSM goes back to Waiting.

The next process will control the second FSM and will be sensitive to the push buttons, fifo\_empty, fifo\_full, rd\_en, and the 12.5 MHz clock. The Clear state will set everything to zero including the seven-segment display, and go into the Empty state. The FIFO is cleared in the Empty state by reading what is in the FIFO until it is empty. Once the FIFO is empty, the FSM goes to Waiting. If reset is pushed, the FSM goes back to the Clear state. This Waiting state will send the FSM to Accumulate only when the FIFO has 5 inputs. The Accumulate state will take an input out of the FIFO and add it to the accumulated value. Once the FIFO is empty, the FSM will navigate to the Display state. The Display state takes the 24-bit accumulated value and shows it on the six 7-segment displays. After the value is displayed, the FSM goes back to Waiting.

Define one more process sensitive to the 50 MHz clock to continuously update the LEDs to show the state of the 10 toggle switches. Implement the design on the development board to ensure it works as intented.

#### Results

The FIFO\_Accumulator file shown in figures successfully implements the design. There were a lot of issues implementing the two state machines, and processing data in the FIFO properly. There were problems with reading from the FIFO at the proper time, inferred latches, and the FSMs not going between states properly. To debug the design, a test bench was used to run simulations, as well as the signal tap logic analyzer in Quartus. Because of the issues, the design instantiates the PLL, but the FSMs are running off of the same 50 MHz clock.

### Conclusion

In conclusion, we were able to implement a design using two state machines. The design took input from the 10 toggle switches and stored it in a FIFO when the store button was pushed. When the FIFO was full, the values were read and added to the accumulated value. The clear button resets all the values, including the 7-segment displays. The value of the toggle switches displays on the LEDs. While we instantiated the PLL were not able to implement it into the design of the two FSMs.

## **Figures**

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
         pentity fifo_accumulator is
                 10
 11
12
13
                 port (
    -- Declare module ports here --
    -- NAME : DIRECTION TYPE (separated by ; ) --
 14
15
16
17
18
         F
                       -- CLK input --

-- ADC_CLK_10 : in std_logic; -- 10 MHz

MAX10_CLK1_50 : in std_logic; -- 50 MHz 1

-- MAX10_CLK2_50 : in std_logic; -- 50 MHz 2
 19
 20
 21
22
23
                           - Button input --
                       KEY : in std_logic_vector (1 downto 0);
 24
25
26
27
28
29
                       -- 7-Segment output -- HEXO: out std_logic_vector(7 downto 0); HEX1: out std_logic_vector(7 downto 0); HEX2: out std_logic_vector(7 downto 0); HEX3: out std_logic_vector(7 downto 0); HEX4: out std_logic_vector(7 downto 0); HEX5: out std_logic_vector(7 downto 0);
 30
31
32
33
 34
35
                       -- Switches -- SW : in std_logic_vector(9 downto 0);
 36
 37
38
39
                            LEDs --
                      LEDR : out std_logic_vector(9 downto 0)
 40
           end entity fifo_accumulator;
41
42
43
44
45
46
         parchitecture behavioral of fifo_accumulator is
                  -- Components --
-- FIFO --
 47
48
49
50
                  component accum_FIFO IS PORT
                                           : IN STD_LOGIC := '0';
: IN STD_LOGIC_VECTOR (9 DOWNTO 0);
: IN STD_LOGIC;
: IN STD_LOGIC;
                             aclr
51
52
53
                             data
rdclk
                             rdreq
wrclk
wrreq
                            rareq : IN STD_LOGIC;
wrclk : IN STD_LOGIC;
wrreq : IN STD_LOGIC;
q : OUT STD_LOGIC;
rdempty : OUT STD_LOGIC_VECTOR (9 DOWNTO 0);
rdusedw : OUT STD_LOGIC_VECTOR (6 DOWNTO 0)
wrusedw : OUT STD_LOGIC_VECTOR (6 DOWNTO 0)
 56
 57
58
 59
 60
                       );
 61
62
63
64
65
66
67
68
69
                  END component;
                   -- PLL --
         4
                  component my_PLL IS
PORT
                             areset : IN STD_LOGIC := '0';
inclk0 : IN STD_LOGIC := '0';
c0 : OUT STD_LOGIC;
c1 : OUT STD_LOGIC;
 70
71
72
73
74
75
76
77
78
79
80
                            locked : OUT STD_LOGIC
                  );
END component;
                   -- Variables
                  -- Variables
signal add : integer;
signal sum : unsigned(23 downto 0); -- Accumulated total
signal timer : integer := 0; -- Timer for debounce
                   --7-segment display
                  81
82
 83
 84
85
 86
 87
                  -- FSM States
type state_type is (
Clear,
Waiting,
Debounce,
 88
89
 90
 91
92
 93
                        Pressed.
 94
                        Check.
 95
96
97
                        Writing,
                        Empty,
Accumulate,
98
99
100
                        Display
```

Figure 1: FIFO\_Accumulator.vhd Pt 1

```
100
101
                signal FSM1_current_state, FSM1_next_state, FSM2_current_state, FSM2_next_state: state_type;
102
103
               -- PLL Signals --
signal pll_Reset
104
                                              : std_logic := '0'; -- Reset PLL
                                             : std_logic;
: std_logic;
105
                signal pll_outCLK1
                                                                            -- PLL output clock 1
                                                                            -- PLL output clock 2
                signal pll_outCLK2
106
                                                                             -- PLL Locked
               signal pll_locked
107
108
109
                 -- FSM1 Signals --
               signal wr_en
signal wr_data
signal fifo_full
110
                                                                                               -- Enable write to FIFO
               signal wr_data : std_logic_vector(9 downto 0); -- Data to write to FIFO
signal fifo_full : std_logic; -- Binary signal flag for fifo is full (also used in FSM2)
signal word_count_wr : std_logic_vector(6 downto 0); -- How many words are used write side
111
112
113
114
115
                  - FSM2 Signals --
               signal rd_data
signal fifo_empty
116
                                              : std_logic_vector(9 downto 0); -- Data to read from FIFO
                                                                                              -- Binary signal flag for fifo is empty
-- Enable read from FIFO
                                           : std_logic;
: std_logic;
: std_logic;
117
               signal rd_en
118
               signal fifo_clear
                                              std_logic;
119
                                                                                               -- Set to clear FIFO
               signal word_count_rd : std_logic_vector(6 downto 0); -- How many words are used read side
120
121
122
                -- Misc FIFO Signals --
               signal aclr_sig : STD_LOGIC;
123
124
125
126
           begin
127
128
                -- Instantiate FIFO IP --
               accum_FIFO_inst : accum_FIFO PORT MAP (
129
         白
                   cum_FIFO_inst : accum_FIFO PORT MAP (
    aclr => aclr_sig, -- Ansychronous clear
    data => wr_data, -- Data into FIFO
    rdclk => MAX10_CLK1_50, -- Change to PLL output FMS2
    rdreq => rd_en, -- Read acknowledge
    wrclk => MAX10_CLK1_50, -- Change to PLL output FMS1
    wrreq => wr_en, -- Write enable
    q => rd_data, -- Data out of FIFO
    rdempty => fifo_empty, -- Read side empty
    rdusedw => word_count_rd, -- Read side word count
    wrusedw => word_count_wr -- Write side word count
130
131
132
133
134
135
136
137
138
139
140
141
142
                -- Instantiate PLL IP --
143
               my_PLL_inst : my_PLL
PORT MAP (
    areset => pll_Reset,
144
145
         中
146
147
                        inclk0
                                     => MAX10_CLK1_50,
                        c0
148
                                     => pll_outCLK1,
149
                        c1
                                     => pll outCLK2.
150
                        locked => pll_locked
151
                    ):
152
153
                -- Asynchronous Clear of FIFO --
154
        中
                process ( KEY(0) )
155
               begin
        中中
                    if (KEY(0) = '0') then
aclr_sig <= '1';
156
157
158
                    else
                    aclr_sig <= '0';
end if;
159
160
161
               end process;
162
        中中国
               -- ESM1 State Controller --
163
                -- Replace MAX10_CLK1_50 with output from PLL --
164
165
                process ( MAX10_CLK1_50 )
166
                begin
                    if rising_edge(MAX10_CLK1_50) then
167
                        if KEY(0) = '0' then
-- Reset behavior -
168
169
         4
170
                            FSM1_current_state <= Clear;
                        else
-- Normal behavior --
171
172
173
                            FSM1_current_state <= FSM1_next_state;
174
175
                        end if;
                    end if;
176
               end process;
177
178
179
180
181
182
183
```

Figure 2: FIFO\_Accumulator.vhd Pt 2

```
184
185
186
187
                                       -- FSM1 Behavior Controller --
process ( KEY, timer, fifo_full, MAX10_CLK1_50 )
begin
                                                  jin

--case FSM1_current_state is
if rising_edge(MAX10_CLK1_50) then
case FSM1_current_state is
when Clear =>

--Reset
188
189
190
191
                                                                                 --Reset
wr_data <= (others => '0');
wr_en <= '0';
timer <= 0;
--If reset is released
iff KEY(0) = '1' then
--Moye to next state
FSM1_next_state <= Waiting;
192
193
194
195
196
197
 198
                                                                                  else
FSM1_next_state <= Clear;
end if;
199
200
201
                                                                      when Waiting =>
--If reset is pushed
wr_data <= (others => '0');
wr_en <= '0';
timer <= 0;
if KEY(0) = '0' then
--Go to clear
FSMI_next_state <= Clear;
--If add is pressed
elsif KEY(1) = '0' then
--Next state is debounce
FSMI_next_state <= Debounce;
end if;
202
203
204
205
206
207
208
209
 210
 211
212
213
 214
215
216
217
218
                                                                                  end if;
                                                                      when Debounce =>
  wr_data <= (others => '0');
  wr_en <= '0';
  --If timer = DELAY
  if timer = DELAY then
   --If add is still pressed
   if KEY(1) = '0' then
   --Next state is pressed
    FSM1_next_state <= Pressed;
else</pre>
219
220
221
222
223
224
225
226
                       中中中
                                                                                             FSM1_next_state <= Pressed;
else
   --Next state is waiting
   FSM1_next_state <= Waiting;
end if;</pre>
227
228
229
230
                                                                                end ::,
else
--Increment timer
timer <= timer + 1;
FSM1_next_state <= Debounce;</pre>
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
                                                                        when Pressed =>
                                                                                 timer <= 0;

--Wait for add to be released

if KEY(1) = '1' then

wr_en <= '0':

--Next state is check
                                                                                             FSM1_next_state <= Check;
--Write data to fifo
wr_data <= SW;
                                                                                  else
                                                                                             se
wr_en <= '0';
wr_data <= (others => '0');
FSM1_next_state <= Pressed;
                                                                                  end if:
250
251
252
253
254
255
256
257
258
259
260
261
                                                                        when Check =>
timer <= 0;
--If FIFO is full
                                                                                  --If FIFO is full
if word_count_wr = "0000101" then
  wr_en <= '0';
  wr_data <= (others => '0');
  --Next state is waiting
  FSM1_next_state <= Waiting;
--If fifo is not full
else</pre>
                                                                                 --If fifo is not full
else
--Next state is Writing
if wr_en = '1' then
wr_en <= '0';
else
wr_en <= '1';
end if;
FSM1_next_state <= Writing;
end if;
262
263
264
265
266
267
 268
 269
                                                                      when Writing =>
  timer <= 0;
  --Disable wr_en
  wr_data <= (others => '0');
  --Next state is waiting
  FSM1_next_state <= Waiting;</pre>
270
271
272
273
274
275
276
277
278
279
                                                                        when others =>
                                                                                 en others =>
-Default to waiting
FSM1_next_state <= Waiting;
wr_data <= (others => '0');
wr_en <= '0';
timer <= 0;</pre>
 280
 281
282
283
                                                  end case;
end if;
 284
 285
```

Figure 3: FIFO\_Accumulator.vhd Pt 3

```
-- FSM2 State Controller --
-- Replace MAX10_CLK1_50 with output from PLL --
process ( MAX10_CLK1_50 )
begin
if rising_edge(MAX10_CLK1_50) then
if KEY(0) = '0' then
-- Reset behavior --
FSM2_current_state <= Clear;
294
295
296
297
298
300
301
303
305
306
307
308
309
310
311
312
313
314
315
320
321
322
323
324
325
326
327
328
                  中中早
                  F
                                                 else
-- Normal behavior -
                                                        FSM2_current_state <= FSM2_next_state;
                                         end if;
end if;
                                end process;
                                -- FSM2 Behavior Controller --
process ( KEY, fifo_empty, fifo_full, MAX10_CLK1_50, rd_en )
                             329
330
331
332
                                                                  --If reset is released
if KEY(0) = '1' then
--Enable Read
fifo_clear <= '1';
--Move to next state
FSM2_next_state <= Empty;
else
FSM2_next_state <= Empty;
else
end if;
when Empty =>
--If fifo is empty
if fifo_empty = '1' then
--Disable read
fifo_Clear <= '0';
--Next State is waiting
FSM2_next_state <= Waiting;
end if;
                  包
                                                                   end if;
                                                         when Waiting =>
    if word_count_rd = "0000101" then
        --Next state is accumulate
        FSM2_next_state <= Accumulate;
        -- Set read enable
        rd_en <= '0';</pre>
                  占
                                                                           else
FSM2_next_state <= Waiting;
                                                                           end if;
                                                          when Accumulate =>
                                                                  en Accumulate =>
--If fifo_empty = '1' then
--disable read
rd_en <= '0';
--if MAX10_CLK1_50 = '0' then
                                                                                    --add sum with rd_data
sum <= sum + unsigned(rd_data);
                                                                           --end if;
--Next state display
FSM2_next_state <= Display;
                  中上中中
                                                                          rd_en <= '1';
if rd_en = '1' then
--add sum with rd_data
sum <= sum + unsigned(rd_data);
                                                                   FSM2_next_state <= Accumulate;
--end if;
end if;</pre>
382
383
384
385
386
                                                        when Display =>
    -- Update 7-Segment --
    HEX0 <= table(to_integer(sum(3 downto 0)));
    HEX1 <= table(to_integer(sum(7 downto 4)));
    HEX2 <= table(to_integer(sum(11 downto 8)));
    HEX3 <= table(to_integer(sum(15 downto 12)));
    HEX4 <= table(to_integer(sum(19 downto 16)));
    HEX5 <= table(to_integer(sum(23 downto 20)));
    FSM2_next_state <= Waiting;</pre>
387
388
389
390
391
392
393
394
```

Figure 4: FIFO\_Accumulator.vhd Pt 4

```
395
                     when others =>
396
                        --Default to Waiting
397
                        FSM2_next_state <= Waiting;
398
399
                 end case;
400
              end if;
           end process;
401
402
403
404
           -- Constant update LEDR Process --
405
           process (MAX10_CLK1_50)
406
           begin
407
              if rising_edge(MAX10_CLK1_50) then
408
                 LEDR <= SW;
              end if;
409
410
           end process;
411
412
413
414
       Lend architecture behavioral;
415
416
```

Figure 5: FIFO Accumulator.vhd Pt 5




Figure 6: FIFO\_Accumulator FSM1

FSM2: Read Side

Inputs ReadData

-> rd\_data(23 downto 0) Empty

-> fifo\_empty

Outputs
-Physical
7-Segment
-Software
ReadEnable

-> HEX(5 downto 0)

-> rd\_en

-> fifo\_full (Used as input here and FSM1) -> sum (Running total of accumulated value) Total

Current State Next State Clear Input !KEY(0)

Clear

Clear KEY(O) Empty

Output
Remain in Clear, clear sum, clear HEX output
Move to Empty, set rd\_en
Stay in Empty
Move to waiting when FIFO empty, reset rd\_en
Move to clear on Reset
Move to Accumulate when FIFO full, set rd\_en
Remain in Accumulate until empty, adding data from rd\_data to sum
Move to display, reset rd\_en
Move to waiting, store sum in HEX output /EY(0) !fifo\_empty fifo\_empty !KEY(0) KEY(0)&fifo\_full Empty Waiting Empty Empty
Waiting
Waiting
Accumulate
Accumulate Waiting
Clear
Accumulate
Accumulate
Display
Waiting

!fifo\_empty fifo\_empty

Display N/A

!fifo\_empty Reset KEY(0)/ rd\_en<=1 fifo\_empty/ rd\_en<=0 Clear !KEY(0) NoInput/ HEX<=su !KEY(0) Waiting Display KEY(0)&&fifo\_full/ rd\_en<=1 fifo\_empty/ rd\_en<=0 Accumulate !fifo\_empty sum<=sum+rd\_data

Figure 7: FIFO\_Accumulator FSM2