



SRM Institute of Science and Technology
College of Engineering and Technology
School of Computing

SRM Nagar, Kattankulathur – 603203, Chengalpattu District, Tamilnadu

Academic Year: 2024-25 (ODD)

SET B

Test: FJ2

Course Code & Title: 21CSC202J - Operating Systems

Year & Sem: II Year / III Sem

Date: 01.10.2024

Duration: 100 Minutes

Max. Marks: 50

Course Articulation Matrix: (to be placed)

S.No	Course Outcome	PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12	PSO1	PSO2	PSO3
1	CO1	3	3	2	2								3			
2	CO2	3	3	3	2								3			
3	CO3	3	3	3	2								3			
4	CO4	3	3	3	2								3			
5	CO5	3	2	3	2								3			

Questions with Answer Key

Part – A (10 x 1 = 10 Marks)						
Instructions: Answer all						
Q. No	Answer with choice variable	Marks	BL	CO	PO	PI Code
1	Program is ----- entity stored on disk and process is ----- a) passive, active b) active, passive c) passive, passive d) active,active Answer: a) passive, active	1	L1	2	2	1.2.2
2	A process can be _____ a) both single threaded and multithreaded b) multithreaded c) single threaded d) stack Answer : a) both single threaded and multithreaded	1	L1	2	2	1.6.1


3	<p>. ----- Scheduler reduces the degree of multiprogramming</p> <p>a. Mid Term Scheduler</p> <p>b. CPU Scheduler</p> <p>c. Short Term Scheduler</p> <p>d. Long Term Scheduler</p> <p>Answer : a) Mid Term Scheduler</p>	1	L2	2	3	1.5 .1
4	<p>Which of the following two operations are provided by the IPC facility?</p> <p>a) write & delete message</p> <p>b) delete & receive message</p> <p>c) send & delete message</p> <p>d) send & receive message</p> <p>Answer: d) send & receive message</p>	1	L1	2	2	1.5 .1
5	<p>The _____ keeps track of pending and blocked bit vectors within each process's context.</p> <p>a) CPU</p> <p>b) Memory</p> <p>c) Process</p> <p>d) Kernel</p> <p>Answer: d) Kernel</p>	1	L2	2	3	1.6 .1
6	<p>What does the term "throughput" mean in scheduling terms?</p> <p>a) The amount of time the CPU is idle</p> <p>b) The number of processes completed per unit time</p> <p>c) The total time a process spends in the system</p> <p>d) The total time taken from process submission to completion</p> <p>Answer: b) The number of processes completed per unit time</p>	1	2	3	1	1.6 .1
7	<p>Identify the deadlock handling technique in the Banker's Algorithm.</p> <p>A) Deadlock Prevention</p> <p>B) Deadlock Avoidance</p> <p>C) Deadlock Detection and Recovery</p>	1	2	3	2	2.1 .3

	D) Deadlock Ignorance Answer: b) Deadlock Avoidance					
8	What does interrupt latency refer to in real-time operating systems? A) The time taken for a process to complete its execution. B) The time from the arrival of an interrupt to the start of the interrupt service routine (ISR). C) The time from the completion of an interrupt service routine (ISR) to the start of the next interrupt. D) The time from the arrival of an interrupt to the completion of the interrupt service routine (ISR). Answer: B) The time from the arrival of an interrupt to the start of the interrupt service routine (ISR).	1	2	3	1	1.6 .1
9	Deadlock detection algorithms differ from deadlock prevention algorithms in that they _____ A. Prevent deadlocks from occurring in the first place. B. Avoid deadlocks by pre-allocating resources. C. Detect and recover from deadlocks after they occur. D. Use priority scheduling to avoid resource conflicts. Answer: C) Detect and recover from deadlocks after they occur.	1	1	3	1	1.3 .1
10	Which statement is true about the Non-Preemptive scheduling algorithm? a) Resources are allocated to a process for a limited time b) Process can be interrupted in between c) High Priority process frequently arrive in the ready Queue d) Process hold the resources till it complete its burst time or switching to wait state Answer: d) Process hold the resources till it complete its burst time or switching to wait state	1	1	3	1	1.3 .1
Part – B (4 x 5 = 20 Marks)						
11	Elaborate the actions taken by the kernel to context-switch between processes. Sketch the steps in CPU Switching From Process to Process. Answer: 1. Saving the Context of the Current Process Program Counter (PC): The address of the next instruction to be executed. Processor Registers: Includes general-purpose registers, status registers, and instruction registers. Stack Pointer (SP) and Frame Pointer (FP): These pointers need to be saved to restore the stack correctly	5	L2	2	2	2.6 .2

	<p>later.</p> <p>Memory Management Information: Page tables or segment descriptors, depending on the memory management scheme.</p> <p>I/O State (if necessary): The state of I/O operations or any in-progress I/O activities.</p> <p>2. Updating the Process Control Block (PCB)</p> <p>Process State: The state of the process is updated to reflect that it is no longer running (e.g., to "waiting" or "ready").</p> <p>CPU Registers: The saved context (registers, PC, SP, etc.) is stored in the process's PCB.</p> <p>Accounting Information: CPU time used, scheduling parameters, and other relevant metrics are updated.</p> <p>3. Choosing the Next Process to Run</p> <p>Scheduling Algorithm: The kernel uses a scheduling algorithm (e.g., round-robin, priority-based, etc.) to select the next process to run.</p> <p>Ready Queue: The next process is selected from the ready queue, which holds all processes that are ready to execute.</p> <p>4. Loading the Context of the Next Process</p> <p>Restore CPU Registers: The CPU registers, PC, SP, FP, and other necessary context information are loaded from the PCB of the next process.</p> <p>Memory Management: The memory management unit (MMU) is updated with the memory map of the next process (e.g., updating the page table base register).</p> <p>Set Process State: The state of the process is updated to "running."</p> <p>5. Switching to the Next Process</p> <p>Update Hardware Registers: This includes updating the PC to point to the instruction to be executed next in the new process.</p> <p>Execution Transfer: The CPU starts executing the new process from where it left off, according to the restored context.</p> <p>6. Miscellaneous Operations</p>					
--	--	--	--	--	--	--

	<p>Cache Management: In some architectures, the CPU caches might need to be flushed or updated.</p> <p>TLB (Translation Lookaside Buffer) Management: The TLB might need to be flushed or updated to reflect the new process's memory mappings.</p> <p>Handling Special Hardware Contexts: If the system supports features like SIMD registers, floating-point registers, or other special hardware contexts, these must be managed accordingly.</p>					
12	<p>Write the pseudocode for the Bounded Buffer- producer-consumer problem.</p> <p>Answer:</p> <p>Producer</p> <pre>while (true) { /* produce an item in next produced */ while (counter == BUFFER_SIZE) ; /* do nothing */ buffer[in] = next_produced; in = (in + 1) % BUFFER_SIZE; counter++; } </pre> <p>Consumer</p> <pre>while (true) { while (counter == 0) ; /* do nothing */ next_consumed = buffer[out]; out = (out + 1) % BUFFER_SIZE; counter--; /* consume the item in next consumed */ } </pre>	5	L2	2	3	2.6 .4

13	<p>Consider the processing and its arrival time given in the table; predict the scheduling scheme among SJF and FCFS which gives lowest average turnaround time.</p> <table><tr><td>Process</td><td>Arrival Time</td><td>Processing Time</td></tr><tr><td>A</td><td>0</td><td>3</td></tr><tr><td>B</td><td>1</td><td>6</td></tr><tr><td>C</td><td>4</td><td>4</td></tr><tr><td>D</td><td>6</td><td>2</td></tr></table> <p>Ans :</p> <p>Shortest job first: Turn around time A = 3 B=8 C=11 D=5 Average TAT = (3+8+11+5)/4 = 6.75</p> <p>Shortest job first- 6.75(Average turnaround time)</p> <p>FCFS: Turn around time A = 3 B=8 C=9 D=9 Average TAT = (3+8+9+9)/4 = 7.25</p> <p>FCFS- 7.25 (Average turnaround time)</p> <p>Shortest job first gives lowest average turnaround time</p>	Process	Arrival Time	Processing Time	A	0	3	B	1	6	C	4	4	D	6	2	5	3	3	2	2.1 .3
Process	Arrival Time	Processing Time																			
A	0	3																			
B	1	6																			
C	4	4																			
D	6	2																			
14	<p>In a system with two processes P1 and P2 and two resources R1 and R2, the following situation arises:</p> <ul style="list-style-type: none">• P1 holds R1 and requests R2.• P2 holds R2 and requests R1. <p>Construct the Resource Allocation Graph for the above situation and check whether deadlock has occurred. If a deadlock is detected, suggest a method to resolve the deadlock and justify your answer.</p> <p>Answer:</p>	5	2	3	3	3.2 .3															



To resolve the deadlock, we can use one of the following methods:

1. **Resource Preemption:**

- Preempt R1 from P1 or R2 from P2. Since both processes need one more resource to proceed, preempting one resource may break the cycle. For instance, preempt R2 from P2 and allocate it to P1, allowing P1 to complete and release both R1 and R2.

2. **Process Termination:**

- Terminate one of the processes. For example, terminating P2 will release R2, allowing P1 to complete its execution. This is a more drastic measure but ensures the system proceeds.

Justification:

- Resource preemption is preferred in this case because it is less disruptive than process termination. By preempting a resource, we can allow one process to complete and release all its resources, potentially resolving the deadlock without losing any progress.

Part – C
Either OR Choice Questions
(2 X 10 = 20 Marks)

15a	<p>Let us consider a scenario in which a process P1 tries changing data in a particular memory location. At the same time another process P2 tries reading data from the same memory location.</p> <p>a. Mention the rules to be following for preserving data consistency?</p> <p>Answer:</p> <p>Mutual Exclusion - If process P_i is executing in its critical section, then no other processes can be executing in their critical sections</p> <p>Progress - If no process is executing in its critical section and there exist some processes that wish to enter their critical section, then the selection of the processes that will enter the critical section next cannot be postponed</p>	10	L4	2	3	2.6 .3
------------	---	-----------	-----------	----------	----------	-------------------

indefinitely

Bounded Waiting - A bound must exist on the number of times that other processes are allowed to enter their critical sections after a process has made a request to enter its critical section and before that request is granted

- Assume that each process executes at a nonzero speed
- No assumption concerning **relative speed** of the n processes

b. Explain the classical solutions and Synchronization Hardware for preserving data consistency?

Answer:

Peterson's Solution

```
do {  
    flag[i] = true;  
    turn = j;  
    while (flag[j] && turn == j);  
        critical section  
    flag[i] = false;  
    remainder section  
} while (true);
```

Compare and swap


```
do {  
    while (compare_and_swap(&lock, 0, 1) != 0)  
        ; /* do nothing */  
    /* critical section */  
    lock = 0;  
    /* remainder section */  
} while (true);
```

Test and set

```
do {  
    while (test_and_set(&lock))  
        ; /* do nothing */  
    /* critical section */  
    lock = false;  
    /* remainder section */  
} while (true);
```

Lock and Unlock

```
do {  
    acquire lock  
    critical section  
    release lock  
    remainder section  
} while (TRUE);
```


(or)						
15b	<p>Explain the three methods of communication in Client- Server system with the necessary diagrams.</p> <p>Answer :</p> <p>i)Socket Communication</p> <ul style="list-style-type: none"> Three types of sockets <ul style="list-style-type: none"> Connection-oriented (TCP) Connectionless (UDP) MulticastSocket class– data can be sent to multiple recipients <div style="text-align: center;"> <p>host X (146.86.5.20)</p>  <p>web server (161.25.19.8)</p> <p>socket (161.25.19.8:80)</p> </div> <p>ii) Remote procedure call (RPC) abstracts procedure calls between processes on networked systems</p> <ul style="list-style-type: none"> Again uses ports for service differentiation Stubs – client-side proxy for the actual procedure on the server The client-side stub locates the server and marshalls the parameters The server-side stub receives this message, unpacks the marshalled parameters, and performs the procedure on the server On Windows, stub code compile from specification written in Microsoft Interface Definition Language (MIDL) 	10	L4	2	2	2.6 .3

	<ul style="list-style-type: none">• Communication is bidirectional• No parent-child relationship is necessary between the communicating processes• Several processes can use the named pipe for communication• Provided on both UNIX and Windows systems																																																																																																																				
16a	<p>Consider the following example with seven processes and implement Preemptive Priority Scheduling</p> <table border="1"><thead><tr><th>PID</th><th>Priority</th><th>Arrival Time</th><th>Burst Time</th></tr></thead><tbody><tr><td>P1</td><td>2(low)</td><td>0</td><td>4</td></tr><tr><td>P2</td><td>4</td><td>1</td><td>2</td></tr><tr><td>P3</td><td>6</td><td>2</td><td>3</td></tr><tr><td>P4</td><td>10</td><td>3</td><td>5</td></tr><tr><td>P5</td><td>8</td><td>4</td><td>1</td></tr><tr><td>P6</td><td>12(high)</td><td>5</td><td>4</td></tr><tr><td>P7</td><td>9</td><td>6</td><td>6</td></tr></tbody></table> <p>Draw the Gantt Chart and Calculate the following for all the processes,</p> <ul style="list-style-type: none">i) Completion timeii) Turn Around Timeiii) Waiting Time <p>Answer :</p> <p>Gantt Chart :</p> <table border="1"><tr><td>P1</td><td>P2</td><td>P3</td><td>P4</td><td>P6</td><td>P4</td><td>P7</td><td>P5</td><td>P3</td><td>P2</td><td>P1</td></tr><tr><td>0</td><td>1</td><td>2</td><td>3</td><td>5</td><td>9</td><td>12</td><td>18</td><td>19</td><td>21</td><td>22</td><td>25</td></tr></table> <table border="1"><thead><tr><th>PID</th><th>Priority</th><th>Arrival Time</th><th>Burst Time</th><th>Completion Time(CT)</th><th>Turn Around Time(TAT)</th><th>Waiting Time (WT)</th></tr></thead><tbody><tr><td>P1</td><td>2(low)</td><td>0</td><td>4</td><td>25</td><td>25</td><td>21</td></tr><tr><td>P2</td><td>4</td><td>1</td><td>2</td><td>22</td><td>21</td><td>19</td></tr><tr><td>P3</td><td>6</td><td>2</td><td>3</td><td>21</td><td>19</td><td>16</td></tr><tr><td>P4</td><td>10</td><td>3</td><td>5</td><td>12</td><td>9</td><td>4</td></tr><tr><td>P5</td><td>8</td><td>4</td><td>1</td><td>19</td><td>15</td><td>14</td></tr><tr><td>P6</td><td>12(high)</td><td>5</td><td>4</td><td>9</td><td>4</td><td>0</td></tr><tr><td>P7</td><td>9</td><td>6</td><td>6</td><td>18</td><td>12</td><td>6</td></tr></tbody></table>	PID	Priority	Arrival Time	Burst Time	P1	2(low)	0	4	P2	4	1	2	P3	6	2	3	P4	10	3	5	P5	8	4	1	P6	12(high)	5	4	P7	9	6	6	P1	P2	P3	P4	P6	P4	P7	P5	P3	P2	P1	0	1	2	3	5	9	12	18	19	21	22	25	PID	Priority	Arrival Time	Burst Time	Completion Time(CT)	Turn Around Time(TAT)	Waiting Time (WT)	P1	2(low)	0	4	25	25	21	P2	4	1	2	22	21	19	P3	6	2	3	21	19	16	P4	10	3	5	12	9	4	P5	8	4	1	19	15	14	P6	12(high)	5	4	9	4	0	P7	9	6	6	18	12	6	10	3	3	3	3.2 .3
PID	Priority	Arrival Time	Burst Time																																																																																																																		
P1	2(low)	0	4																																																																																																																		
P2	4	1	2																																																																																																																		
P3	6	2	3																																																																																																																		
P4	10	3	5																																																																																																																		
P5	8	4	1																																																																																																																		
P6	12(high)	5	4																																																																																																																		
P7	9	6	6																																																																																																																		
P1	P2	P3	P4	P6	P4	P7	P5	P3	P2	P1																																																																																																											
0	1	2	3	5	9	12	18	19	21	22	25																																																																																																										
PID	Priority	Arrival Time	Burst Time	Completion Time(CT)	Turn Around Time(TAT)	Waiting Time (WT)																																																																																																															
P1	2(low)	0	4	25	25	21																																																																																																															
P2	4	1	2	22	21	19																																																																																																															
P3	6	2	3	21	19	16																																																																																																															
P4	10	3	5	12	9	4																																																																																																															
P5	8	4	1	19	15	14																																																																																																															
P6	12(high)	5	4	9	4	0																																																																																																															
P7	9	6	6	18	12	6																																																																																																															
(Or)																																																																																																																					
16b	Consider the following snapshot of a system:	10	3	3	3	3.2 .3																																																																																																															

	<u>Allocation</u>	<u>Max</u>	<u>Available</u>				
	<i>A B C D</i>	<i>A B C D</i>	<i>A B C D</i>				
P_0	0 0 1 2	0 0 1 2	1 5 2 0				
P_1	1 0 0 0	1 7 5 0					
P_2	1 3 5 4	2 3 5 6					
P_3	0 6 3 2	0 6 5 2					
P_4	0 0 1 4	0 6 5 6					

Answer the following questions using the banker's algorithm:

- What is the content of the matrix Need?
- Is the system in a safe state?
- If a request from process P_1 arrives for (0,4,2,0), can the request be granted immediately

Answer:

- The values of Need for processes P_0 through P_4 respectively are (0, 0, 0, 0), (0, 7, 5, 0), (1, 0, 0, 2), (0, 0, 2, 0), and (0, 6, 4, 2).
- The system is in a safe state? Yes. With Available being equal to (1, 5, 2, 0), either process P_0 or P_3 could run. Once process P_3 runs, it releases its resources, which allow all other existing processes to run.
- The request can be granted immediately? This results in the value of Available being (1, 1, 0, 0). One ordering of processes that can finish is P_0, P_2, P_3, P_1 , and P_4 .

Course Outcome (CO) and Bloom's level (BL) Coverage in Questions

