[UEFI Practice] Build Script BuildLoader.py in SlimBootloader



Copyright CC 4.0 BY-SA

UEFI Development ... This column includes this content


136 articles Subscribe to our column

This article introduces the key steps in the SlimBootloader build process, including the Python script BuildLoader.py, how it handles the build of Base Tools, configures environment variables, and creates the Conf directory. It also shows in detail how to handle BoardConfig files, set environment variables, and build component lists.

The summary is generated in C Know, supported by DeepSeek-R1 full version, go to experience

Overview

The SlimBootloader build depends on the Python script BuildLaoder.py, which in turn depends on additional scripts located in BootloaderCorePkg\Tools, as shown below



Code Description

The source code is listed directly here, and the description is added:

```
Al generated projects
                                                                                                                                                                                                                                登录复制
   1 #!/usr/bin/env python
      # Build bootloader main script
      # Copyright (c) 2016 - 2021, Intel Corporation. All rights reserved.<BR>
      # SPDX-License-Identifier: BSD-2-Clause-Patent
      # Import Modules
 10
 11
 13
       # BootloaderCorePkg\Tools的绝对路径,里面包含SBL需要使用的Python脚本
      tool_dir = os.path.join(os.path.dirname (os.path.realpath(_file__)), 'BootloaderCorePkg', 'Tools') 
# 为了不生成,pyc文件、服功能无关
sys.dont_write_bytecode = True
      #添加到环境变量,这样SBL需要使用的Python脚本就可以直接访问了BuildUtility.py
 18
      sys.path.append (tool_dir)
 20
twen import re
twen import errno
twen import shutil
twen import argparse
25 import subprocess
       import multiprocessing
              ctypes import
      # 这里的BuildUtility就来自BootloaderCorePkg\Tools目录下的Python文件BuildUtility.py
      from BuildUtility import
 30
 32
 33
34
       # 检查是否有BaseTools,如果没有就构建
 35
       def rebuild basetools ():
            exe_list = 'GenFfs GenFv GenFw GenSec Lz4Compress LzmaCompress'.split()
 36
37
 38
39
            sblsource = os.environ['SBL_SOURCE'] # 在main()中设置, SBL根目录
 46
           if os.name == 'posix': # Linux
 41
                if not check_files_exist (exe_list, os.path.join(sblsource, 'BaseTools', 'Source', 'C', 'bin')):
                     ret = run_process (['make', '-C', 'BaseTools'])
 43
44
            elif os.name == 'nt': # Windows
 45
46
                # 如果沒有构建工具(就是exe_list定义的工具),就创建
if not check_files_exist (exe_list, os.path.join(sblsource, 'BaseTools', 'Bin', 'Win32'), '.exe'):
 47
                      print ("Could not find pre-built BaseTools binaries, try to rebuild BaseTools ...")
 48
49
                     ret = run_process (['BaseTools\\toolsetup.bat', 'forcerebuild'])
 50
51
52
                 print ("Build BaseTools failed, please check required build environment and utilities !")
                sys.exit(1)
 53
54
 55
       # 创建Conf目录及其下文件
       # BURLUNI 日本次本 アスド
def create_conf (workspace, sbl_source):
# create_conf and build folder if not exist
workspace = os.environ['WORKSPACE'] # 也在main()下设置,值就是限'SBL_SOURCE'一样,都是SBL根目录
 57
 58
59
           if not os.path.exists(os.path.join(workspace, 'Conf')):

os.makedirs(os.path.join(workspace, 'Conf')) # 创建Conf目录

for name in ['target', 'tools_def', 'build_rule']: # 拷贝基本配置文件
    txt_file = os.path.join(workspace, 'Conf/%s.txt' % name)
 60
61
 62
                if not os.path.exists(txt_file):
    shutil.copy (
 63
64
                          os.path.join(sbl_source, 'BaseTools/Conf/%s.template' % name), os.path.join(workspace, 'Conf/%s.txt' % name))
 65
66
 67
 69 # 设置环境变量
```

```
71
             PYTHONPATH
  72
73
             EDK_TOOLS_PATH
             BASE TOOLS PATH
  74
             CONF_PATH
             SBL KEY DIR
       def prep_env (toolchain_preferred = ''):
    sblsource = os.environ['SBL_SOURCE']
  76
  77
78
             os.chdir(sblsource)
 79
80
             # Verify toolchains first
 81
             # 检测各类工具的版本是否满足要求
             # 大致检测的内容:
 83
             # Checking Toolchain Versions...
             # C:\Python36\python.exe: Version 3.6.8 (>= 3.6.0) [PASS]
# - C:\Openssl\openssl.exe: Version 1.1.1h (>= 1.1.0g) [PASS]
 84
 85
             # - C:\Nasm\nasm: Version 2.13.03 (>= 2.12.02) [PASS]
# - C:\ASL\iasl: Version 20210930 (>= 20160422) [PASS]
 86
             # - git: Version 2.21.0. (>= 2.20.0) [PASS]
# - vs: Version 2019 (>= 2015) [PASS]
 88
 89
 90
             verify_toolchains(toolchain_preferred)
 91
 92
             # Update Environment vars
            if os.name == 'nt':
    os.environ['PATH'] = os.environ['PATH'] + ';' + os.path.join(sblsource, 'BaseTools', 'Bin', 'Win32')
    os.environ['PATH'] = os.environ['PATH'] + ';' + os.path.join(sblsource, 'BaseTools', 'BinWrappers', 'WindowsLike')
 93
 94
95
 96
97
                   os.environ['PYTHONPATH'] = os.path.join(sblsource, 'BaseTools', 'Source', 'Python')
 98
                  os.environ['PATH'] = os.environ['PATH'] + ':' + os.path.join(sblsource, 'BaseTools', 'BinWrappers', 'PosixLike')
 99
            os.environ['EDK_TOOLS_PATH'] = os.path.join(sblsource, 'BaseTools')
os.environ['BASE_TOOLS_PATH'] = os.path.join(sblsource, 'BaseTools')
os.environ['CONF_PATH'] = os.path.join(os.environ['WORKSPACE'], 'Conf')
100
101
102
103
104
            if 'SBL_KEY_DIR' not in os.environ:
105
                  os.environ['SBL_KEY_DIR'] = os.path.join(sblsource, '..', 'SblKeys')
106
107
            create conf (os.environ['WORKSPACE'], sblsource) # 创建Conf目录
108
109
             # Check if BaseTools has been compiled
110
             rebuild_basetools () # 生成构建工具
111
112
113
       # 返回所有的BoardConfig*.py文件(比如BoardConfig.py和BoardConfigOverride.py), 并放到board_cfgs中
114
       # 注意返回的是绝对路径
      # 下面是一种结果:
# [
115
      # 'F:\\Gitee\\slimbootloader\\Platform\\ApollolakeBoardPkg\\BoardConfig.pv'.
117
118
      # 'F:\\Gitee\\slimbootloader\\Platform\\CometlakeBoardPkg\\BoardConfig.py',
# 'F:\\Gitee\\slimbootloader\\Platform\\CometlakeBoardPkg\\BoardConfig.py',
119
      # F:\\Gitee\\slimbootloader\\Platform\\CometlakeboardPkg\\BoardConfig.py',
# 'F:\\Gitee\\slimbootloader\\Platform\\CikhartlakeBoardPkg\\BoardConfig.py',
# 'F:\\Gitee\\slimbootloader\\Platform\\QemuBoardPkg\\BoardConfig.py',
# 'F:\\Gitee\\slimbootloader\\Platform\\QemuBoardPkg\\BoardConfig.py',
# 'F:\\Gitee\\slimbootloader\\Platform\\QemuBoardPkg\\BoardConfig.py',
120
122
123
124
      # 'F:\\Gitee\\slimbootloader\\Platform\\TigerlakeBoardPkg\\BoardConfig.py
125
      def get_board_config_file (check_dir, board_cfgs):
             # 指定platform_dir为根目录下的Platform目录,正常情况下,SBL根目录下就有一个Platform目录platform_dir = os.path.join (check_dir, 'Platform')
127
128
129
             if not os.path.isdir (platform_dir):
    if os.path.basename(check_dir) == 'Platform':
        platform_dir = check_dir
136
                 else:
return
132
133
             # 指定Platform目录下支持的所有平台
134
             board_pkgs = os.listdir(platform_dir)
for pkg in board_pkgs:
135
136
                  **# Allow files starting with 'BoardConfig' only
for cfgfile in glob.glob(os.path.join(platform_dir, pkg, 'BoardConfig*.py')):
137
139
                        # board_cfgs指定所有平台下的BoardConfig.py文件
140
141
                        board_cfgs.append(cfgfile)
142
       # 单板基本配置项,会写到Platform.dsc,并最终在dsc中使用
144
       class BaseBoard(object
145
            def __init__(self, *args, **kwargs):
146
147
148
                   # NOTE: Variables starting with '_' will not be exported to Platform.dsc
149
150
                  self.LOGO_FILE
                                                         = 'Platform/CommonBoardPkg/Logo/Logo.bmp'
151
152
                   self._RSA_SIGN_TYPE
                                                         = 'RSA2048'
153
                  self. SIGN HASH
                                                         = 'SHA2 256
                  self.SIGN_HASH_TYPE
self._SIGNING_SCHEME
                                                          = HASH_TYPE_VALUE[self._SIGN_HASH]
= 'RSA_PSS'
154
156
157
158
                   # Default key dir is set by SBL_KEY_DIR. _KEY_DIR is set to NULL.
                   self. KEY DIR = '
                  self._KEY_DIR = ''
self._MASTER_PRIVATE_KEY = 'KEY_ID_MASTER' + '_' + self._RSA_SIGN_TYPE
self._CFGDATA_PRIVATE_KEY = 'KEY_ID_CFGDATA' + '_' + self._RSA_SIGN_TYPE
self._CONTAINER_PRIVATE_KEY = 'KEY_ID_CONTAINER' + '_' + self._RSA_SIGN_TYPE
159
161
162
163
                   self.KEY_GEN
164
                   self.VERINFO_IMAGE_ID
                                                        = 'SB_????
166
                  self.VERINFO_PROJ_ID = 1
self.VERINFO_CORE_MAJOR_VER = 1
167
168
                   self.VERINFO_CORE_MINOR_VER = 0
169
170
                   self.VERINFO PROJ MAJOR VER = 0
                  self.VERINFO_PROJ_MINOR_VER = 1
self.VERINFO_SVN = 1
171
172
173
                                                      = 1
= '01/01/2018'
                   self.VERINFO_BUILD_DATE
174
175
                  self.LOWEST SUPPORTED FW VER = 1
176
177
                   self.FLASH_BLOCK_SIZE
178
                   self.FLASH_LAYOUT_START
                                                        = 0×100000000
179
180
                   self.FLASH_BASE
                   self.FLASH SIZE
181
182
                   self.PCI_EXPRESS_BASE
                                                         = 0xE0000000
                  self.ACPI_PM_TIMER_BASE = 0>
self.USB_KB_POLLING_TIMEOUT = 1
183
                                                        = 0×0408
185
```

PATH

```
self.VERIFIED_BOOT_STAGE_1B = 0x0
187
                self.BOOT_MEDIA_SUPPORT_MASK = 0xFFFFFFFF
self.FILE_SYSTEM_SUPPORT_MASK = 0x00000003
188
189
                self.DEBUG OUTPUT DEVICE MASK = 0x000000003
190
                self.DEBUG_PORT_NUMBER = 0x000000002
self.CONSOLE_IN_DEVICE_MASK = 0x00000001
191
192
                self.CONSOLE_OUT_DEVICE_MASK = 0x00000001
193
194
                self.HAVE VBT BIN
195
                self.HAVE_FIT_TABLE
196
197
                self.HAVE VERIFIED BOOT
                self.HAVE_FSP_BIN
198
199
                                                 = 1
                self.HAVE_ACPI_TABLE
self.HAVE_PSD_TABLE
                                                 = 1
200
201
                self.HAVE_SEED_LIST
                                                = 0
202
203
                self.FIT_ENTRY_MAX_NUM
                                               = 10
205
                self.ENABLE_PCI_ENUM
                self.ENABLE SMP INIT
207
                 self.ENABLE_FSP_LOAD_IMAGE = 0
208
                self.ENABLE_SPLASH
                self.ENABLE_FRAMEBUFFER_INIT = 0
self.ENABLE_PRE_OS_CHECKER = 0
210
211
                self.ENABLE_CRYPTO_SHA_OPT = IPP_CRYPTO_OPTIMIZATION_MASK['SHA256_V8']
212
                 self.ENABLE_FWU
213
214
                self.ENABLE_SOURCE_DEBUG = 0
                self.ENABLE_GRUB_CONFIG
self.ENABLE_SMBIOS
215
216
                self.ENABLE_LINUX_PAYLOAD = 0
self.ENABLE_CONTAINER_BOOT = 1
217
218
                self.ENABLE CSME UPDATE
219
                self.ENABLE_EMMC_HS400 = 1
self.ENABLE_DMA_PROTECTION = 0
220
221
                self.ENABLE_MULTI_USB_BOOT_DEV = 0
self.ENABLE_SBL_SETUP = 0
self.ENABLE_PAYLOD_MODULE = 0
222
223
224
                self.ENABLE_FAST_BOOT = 0
self.ENABLE_LEGACY_EF_SEG = 1
225
226
                # 0: Disable 1: Enable 2: Auto (disable for UEFI payload, enable for others)
self.ENABLE_SMM_REBASE = 0
227
228
229
                self.SUPPORT_ARI
230
231
                self.SUPPORT SR IOV
                                                = 0
                 self.SUPPORT_X2APIC
232
233
                self.BUILD CSME UPDATE DRIVER = 0
234
235
236
                self.CPU MAX LOGICAL PROCESSOR NUMBER = 16
237
238
                self.ACM_SIZE
                 self.DIAGNOSTICACM_SIZE = 0
239
                self.UCODE_SIZE
240
241
                self.CFGDATA_SIZE
self.MRCDATA_SIZE
self.VARIABLE_SIZE
                                                 = 0
242
                                                 = 0
                self.UEFI_VARIABLE_SIZE = 0
self.FWUPDATE_SIZE = 0
244
245
246
                self.SPI_IAS1_SIZE
247
248
                self.SPI_IAS2_SIZE
                                                = 0
249
250
                self.KM_SIZE
                                                = 0x1000 # valid only if ACM_SIZE > 0
                self.BPM SIZE
                                                = 0x1000 # valid only if ACM_SIZE > 0
251
                self.CFG_DATABASE_SIZE
252
253
                self.FSP_M_STACK_TOP
self.STAGE1A_XIP
                                                = 0
254
255
                self.STAGE1B XIP
256
                self.STAGE1_STACK_BASE_OFFSET = 0
257
258
                self.STAGE2 XIP
                                                = 0
= 1
                self.STAGE2_LOAD_HIGH
259
260
                self.PAYLOAD LOAD HIGH
                 self.PAYLOAD_EXE_BASE
                                                 = 0×00800000
261
262
                      0: Direct access from flash
263
                 # other: Load image into memory address
264
265
                self.PAYLOAD_LOAD_BASE = 0
self.FWUPDATE_LOAD_BASE = 0
                self.PAYLOAD LOAD BASE
266
267
                # OS Loader FD/FV sizes
268
                self.OS_LOADER_FD_SIZE = 0x0004E000
269
270
                self.OS_LOADER_FD_NUMBLK = self.OS_LOADER_FD_SIZE // self.FLASH_BLOCK_SIZE
271
272
                self.PLD HEAP STZE
                                               = 0×02000000
                self.PLD_STACK_SIZE = 0x00010000
self.PLD_RSVD_MEM_SIZE = 0x00004000
273
274
275
276
277
                # These memory sizes need to be page aligned
                self.LOADER_RSVD_MEM_SIZE = 0x0038C000
self.LOADER_ACPI_NVS_MEM_SIZE = 0x00008000
278
279
                self.LOADER_ACPI_RECLAIM_MEM_SIZE = 0x00068000
286
281
282
                self.CFGDATA_REGION_TYPE = FLASH_REGION_TYPE.BIOS
                self.RELEASE_MODE
283
284
                self.NO OPT MODE
                                                = 0
285
                 self.FSPDEBUG_MODE
286
                self.MIN FSP REVISION
                                                 = 0
287
                self.FSP_IMAGE_ID
288
289
                self.TOP SWAP SIZE
290
                self.REDUNDANT_SIZE
291
292
                                                _ ...
                self._PAYLOAD_NAME
293
294
                self. FSP_PATH_NAME
                                                = []
                self._EXTRA_INC_PATH
295
296
297
                self. PLATFORM ID
                                                 = Non
                self._MULTI_VBT_FILE
self._CFGDATA_INT_FILE
                                                = {}
= []
298
299
                self._CFGDATA_EXT_FILE
300
301
                self.IPP_HASH_LIB_SUPPORTED_MASK = IPP_CRYPTO_ALG_MASK[self._SIGN_HASH]
```

```
303
                  self.HASH_STORE_SIZE
                                                      = 0x400 #Hash store size to be allocated in bootloader
304
305
306
                  self.PCI MEM64 BASE
                                                      = 'IA32'
                  self.BUILD_ARCH
307
                  self.KEYH SVN
308
                  self.CFGDATA SVN
300
310
                  for key, value in list(kwargs.items()):
    setattr(self, '%s' % key, value)
311
312
313
314
       class Build(object):
316
             # 构造函数,初始化使用Build(board),board的类型是BaseBoard及其子类
317
318
             def init (self. board):
                  self._toolchain
                                                                = os.environ['TOOL_CHAIN'] # 在BuildUtility.py中设置
319
                  self._workspace
self._board
self._image
                                                                 = os.environ['WORKSPACE']
                                                                = board
= "SlimBo
321
322
323
                  self._arch
self._target
self._fsp_basename
                                                                = board.BUILD ARCH
                                                                = 'RELEASE' if board.RELEASE_MODE else 'NOOPT' if board.NO_OPT_MODE else 'DEBUG'
= 'FspDbg' if board.FSPDEBUG_MODE else 'FspRel'
324
                                                                = os.path.join(self_workspace, 'Build', 'BootloaderCorePkg', '%s_%s' % (self_target, self_toolchain), 'FV') = self_board_KEY_DIR
                  self._fv_dir
self._key_dir
326
327
328
                  self._img_list = board.GetImageLayout() # pld就是Payload,如果没有指定payload参数,则默认的值是OsLoader.efi
                                                               = get_payload_list (board._PAYLOAD_NAME.split(';'))
= []
329
330
                  self._pld_list
                  self._comp_list
331
                  self. region list
                                                                = []
332
333
                   # enforce feature configs rules
334
335
                  if self. board.ENABLE SBL SETUP:
                  self._board.ENABLE_PAYLOD_MODULE = 1
# Python可以增加新的成员在类实例中
336
337
                  if not hasattr(self._board, 'MICROCODE_INF_FILE'):
                  self._board.MICROCODE_INF_FILE = 'Silicon/%s/Microcode/Microcode.inf' % self._board.SILICON_PKG_NAME
if not hasattr(self. board, 'ACPI TABLE INF FILE'):
338
339
340
                       self._board.ACPI_TABLE_INF_FILE = 'Platform/%s/AcpiTables/AcpiTables.inf' % self._board.BOARD_PKG_NAME
341
342
                  for stage in ['1A', '1B', '2']:
    soc_inf = 'SOC_INIT_STAGE%s_LIB_INF_FILE' % stage
343
344
345
                       suc_ini = 30c_init_SIADC%S_LD_INF_FILE % Stage
if not hasattr(self._board, soc_inif):
    soc_init_lib = 'Silicon/%s/Library/Stage%sSocInitLib/Stage%sSocInitLib.inf' % (self._board.SILICON_PKG_NAME, stage, stage)
setattr(self._board, 'SOC_INIT_STAGE%s_LTB_INF_FILE' % stage, soc_init_lib)
brd_inf = 'BRD_INIT_STAGE%s_LTB_INF_FILE' % stage
if not hasattr(self._board, brd_inf):
346
347
348
349
350
                            brd init lib = 'Platform/%s/Library/Stage%sBoardInitLib/Stage%sBoardInitLib.inf' % (self. board.BOARD PKG NAME, stage, stage)
                             setattr(self._board, 'BRD_INIT_STAGE%s_LIB_INF_FILE' % stage, brd_init_lib)
351
352
                  if not hasattr(self._board, 'SOC_FWU_LIB_INF_FILE'):
    self._board.SOC_FWU_LIB_INF_FILE = 'Silicon/%s/Library/FirmwareUpdateLib/FirmwareUpdateLib.inf' % self._board.SILICON_PKG_NAME
353
354
355
             # BoardConfig.py中如果有定义PlatformBuildHook函数,这会执行
356
357
             def board_build_hook (self, phase):
    if getattr(self._board, "PlatformBuildHook", None):
        self._board.PlatformBuildHook (self, phase)
358
359
366
             def update_fit_table (self):
361
362
                  if not self._board.HAVE_FIT_TABLE:
363
364
                       return
365
366
367
                  # self._image就是SlimBootloader.bin
img_file = os.path.join (self._fv_dir, self._image)
368
369
                  fi = open(img_file,'rb')
rom = bytearray(fi.read()) # 得到字节数组
376
371
                  fi.close()
372
373
374
                  # Find FIT pointer @ 0xFFFFFFC0
                   # FIT_ENTRY.FIT_OFFSET来自BootloaderCorePkg\Tools\IfwiUtility.py,值是-40
375
                  fit address = c uint32.from buffer(rom, len(rom) + FIT ENTRY.FIT OFFSET)
376
                  print(' FIT Address: 0x%08X' % fit_address.value)
377
378
379
                  # 如果支持ACM、则地址必须是64字节对齐的
                  if self._board.ACM_SIZE > 0:
386
                       # Check FIT address alignment for 64 bytes if ACM is used
381
                       # because BIOS IBB segments base/size require 64 bytes alignment. if fit_address.value & -0.03F!= fit_address.value:
382
383
384
                             raise Exception (' FIT address (0x%08X) is not 64-byte aligned' % fit_address.value)
385
386
                  # Check FIT address range
                  # 4G以下的BIOS基址。FIT地址从基址到4G之间
base = 0x100000000 - len(rom);
387
388
389
                  base = @X.LOUGOUGUU - LEN(TOM);
if (fit_address.value > (base + len(rom))):
    raise Exception(' FIT address (0x%08X) out of range' % fit_address.value)
390
391
                   # Check FIT signature
                  # Check FIT Signature
fit_offset = fit_address.value - base
fit_header = FIT_ENTRY.from_buffer(rom, fit_offset)
if fit_header.address != bytes_to_value (bytearray(FIT_ENTRY.FIT_SIGNATURE)):
392
393
394
395
396
                       raise Exception(' FIT signature not found')
397
                  num_fit_entries = 0
398
                  if self._board.UCODE_SIZE > 0:
    ucode_base = self._board.UCODE_BASE
399
400
                        ucode_offset = ucode_base - base;
                       if (ucode_offset < 0):
    raise Exception (' UCODE %x\n UCODE address (0x%08X) out of range' % (base, ucode_base))
402
403
404
                        # Collect all CPU uCode images
405
                       u_code_images = []
while ucode_offset < len(rom):</pre>
407
                             ucode hdr = UCODE HEADER.from buffer(rom, ucode offset)
408
                            if ucode_hdr.header_version == 1:
    if ucode_hdr.total_size:
400
410
411
                                       ucode_size = ucode_hdr.total_size
412
                                       ucode size = 0x0800
413
                                  u_code_inages.append((ucode_offset, ucode_size))
ucode_inages.append((ucode_offset, ucode_size))
ucode_offset += ucode_size
num_fit_entries += 1
414
416
                             else:
417
                                  break
```

```
419
420
                                # Patch FIT with addresses of uCode images
                                for i in range(0, num_fit_entries):
421
                                      fit entry = FIT ENTRY.from buffer(rom, fit offset + (i+1)*16)
 422
                                        # uCode Update
423
                                       if len(u code images) > 0:
424
425
                                              offset, size = u_code_images.pop(0)
fit_entry.set_values(base + offset, 0, 0x100, 0x1, 0)
426
                                              print (' Patching entry %d with 0x%08X - uCode' % (i, fit_entry.address))
 427
428
                                              print (' Nullifying unused uCode patch entry %d' % i)
 429
                                                                                   = 0x7f
                                               fit_entry.type
 436
431
                                if \ \ len(u\_code\_images) > 0: \\ raise \ Exception(' \ Insufficient \ uCode \ entries \ in \ FIT. \ Need \ %d \ more.' \ % \ len(u\_code\_images)) 
 432
433
 434
435
                        if self._board.ACM_SIZE > 0:
436
                                fit_entry = FIT_ENTRY.from_buffer(rom, fit_offset + (num_fit_entries+1)*16)
fit_entry.set_values(self._board.ACM_BASE, 0, 0x100, 0x2, 0)
 437
438
                                                 Patching entry %d with 0x%08X:0x%08X - ACM' % (num_fit_entries, fit_entry.address, fit_entry.size))
 439
440
441
442
                                # Diagnostic ACM Fit entry should be in sequential order with/without BTG enabled
# Save the next FIT entry for Diagnostic ACM here and set it later below
443
                                if \ \ self.\_board.DIAGNOSTICACM\_SIZE \ > \ 0:
                                      diagnosticacm_index
                                                                                 = num_fit_entries
+= 1
445
                                       num_fit_entries
446
447
                                # BIOS Module (IBB segment 0): from FIT table end to 4GB
448
                                # Record it now and update later since the FIT size is unknown yet
patch_entry = num_fit_entries
 449
450
                                num fit entries
451
452
                                # BIOS Module (IBB segment 1): from Stage1A base to FIT table start
453
454
                                addr = self._board.STAGE1A_BASE
module_size = (fit_address.value - addr) >
455
                                mounterine = (Int_aduless.vad. aduless.vad. aduless.vad.v
456
457
458
                                num_fit_entries
459
 466
                                # BTOS Module (TBB seament 2): full Stage1B
 461
                                addr = self._board.STAGE1B_BASE
462
                               outly - Sett_Board.StateLegate and StateLegate > 4

fit_entry = FIT_ENTRY.from_buffer(rom, fit_offset + (num_fit_entries+1)*16)

fit_entry.set_values(addr, module_size, 0x100, 0x7, 0)

print (' Patching entry %d with 0x%00X:0x%08X - BIOS Module(StagelB)' % (num_fit_entries, fit_entry.address, fit_entry.size))
463
464
465
 466
467
468
469
                                addr = self._board.ACM_BASE + self._board.ACM_SIZE - (self._board.KM_SIZE + self._board.BPM_SIZE)
476
                                fit_entry = FIT_ENTRY.from_buffer(rom, fit_offset + (num_fit_entries+1)*16)
fit_entry.set_values(addr, self._board.KM_SIZE, 0x100, 0xb, 0)
 471
472
                                                Patching entry %d with 0x\%08X:0x\%08X - KM' % (num_fit_entries, fit_entry.address, fit_entry.size))
 473
                                num_fit_entries
474
475
                                # BPM
 476
                                addr = self._board.ACM_BASE + self._board.ACM_SIZE - self._board.BPM_SIZE
477
                                fit_entry = FIT_ENTRY.from_buffer(rom, fit_offset + (num_fit_entries+1)*16)
fit_entry.set_values(addr, self._board.BPM_SIZE, 0x100, 0xc, 0)
print (' Patching entry %d with 0x%08X:0x%08X - BPM' % (num_fit_entries, fit_entry.address, fit_entry.size))
 478
479
480
481
                                num_fit_entries
482
                                # Patch the entry 'FIT table end to 4GB' since FIT table size is known now
# The size of the FIT table end address needs to be adjusted to align with 64
# bytes so that IBB segment start address is 64 byte aligned as per required.
 483
484
 485
                                \label{eq:addr} \begin{array}{lll} \mbox{addr} = \mbox{fit\_address.value} + \mbox{(num\_fit\_entries} + 1) \ * \ 16 \\ \mbox{addr} = \mbox{(addr} + \mbox{0x3F}) \ \& \mbox{0xFFFFFFC0} \end{array}
486
487
                                module_size = (0x100000000 - addr) >> 4
 488
                                 fit_entry = FIT_ENTRY.from_buffer(rom, fit_offset + (patch_entry+1)*16)
489
                                fit entry.set values(addr. module size, 0x100, 0x7, 0)
 490
                                print (' Patching entry %d with 0x%08X:0x%08X - BIOS Module(FIT table end to 4GB)' % (patch_entry, fit_entry.address, fit_entry.size))
491
492
493
                               if self._board.DIAGNOSTICACM_SIZE > 0
494
                                      diagnosticacm_index = num_fit_entries
num_fit_entries += 1
 495
                                       num_fit_entries
496
497
498
                                addr = fit_address.value + (num_fit_entries + 1) * 16
499
                         # Add Diagnostic ACM with the reserved fit entry saved
                         if self._board.DIAGNOSTICACM_SIZE > 0:
501
                                fit entry = FIT ENTRY.from buffer(rom, fit offset + (diagnosticacm index+1)*16)
502
503
                                fit entry.set_values(self_board.DIAGNOSTICACM_BASE, self_board.DIAGNOSTICACM_SIZE, 0x100, 0x3, 0)
print(' Patching entry %d with 0x%08%:0x%08% - Diagnostic ACM' % (diagnosticacm_index, fit_entry.address, fit_entry.size))
504
505
 506
                         spaceleft = addr - (fit_address.value + fit_header.size)
507
508
                                       raise Exception(' Insufficient FIT entries in FIT table, need %d more entries !' % ((spaceleft + 15) // 16))
 509
 510
                        print (' FIT %d entries added' % num_fit_entries)
511
512
                         # Update FIT checksum
513
                         print(' Updating Checksum')
514
515
                        fit_header.size = num_fit_entries + 1
fit_header.type = 0x80 # Valid checksum
516
517
                         fit_header.version = 0x0100
518
                         fit_sum = sum(rom[fit_offset:fit_offset+fit_header.size*16])
519
520
                        fit_header.checksum = (0 - fit_sum) & 0xff
fit_data = rom[fit_offset:fit_offset+fit_header.size*16]
521
522
                         fo = open(img_file,'r+b')
523
                         {\tt fo.seek(fit\_offset)}
525
                        fo.write(fit_data)
526
527
                         if self._board.REDUNDANT_SIZE !=
528
                                # Update FIT table in STAGE1A B
                                print('Updating FIT in STAGE1A_B')
fit_offset -= self._board.TOP_SWAP_SIZE
536
531
532
                                rom[fit_offset:fit_offset+fit_header.size*16] = fit_data
533
                                # Update components base in Fit table
```

```
535
536
                          i in range(0, num_fit_entries):
fit_entry = FIT_ENTRY.from_buffer(fit_data, (i+1)*16)
537
                          if (0x100000000 - fit_entry.address) > self._board.TOP_SWAP_SIZE * 2:
    fit_entry.address -= self._board.REDUNDANT_SIZE
538
539
                                                                                     0x%08X size:0x%08X ' %
                               print(' Patching entry %d from 0x%08X with
540
541
542
                                   (i, fit_entry.address + self._board.REDUNDANT_SIZE, fit_entry.address, fit_entry.size))
                      fit_header = FIT_ENTRY.from_buffer(fit_data)
                     fit_header.checksum = 0
fit_sum = sum(fit_data)
543
544
                      fit_header.checksum = (0 - fit_sum) & 0xff
545
546
                      fo.seek(fit_offset)
                      fo.write(fit_data)
547
548
549
550
551
            def update_hash_table (self, img_file):
552
553
                 if not self._board.HAVE_VERIFIED_BOOT:
554
555
556
                print('Updating HashStore %s' % os.path.basename (img_file))
557
                 fi = open(img_file,'rb')
559
                 stage1_bins = bytearray(fi.read())
560
561
562
                 \verb|hs_offset = stage1_bins.find (HashStoreTable.HASH_STORE_SIGNATURE)|\\
                if hs offset < 0
564
                      raise Exceptoin ("HashStoreTable not found in '%s'!" % os.path.basename(img_file))
565
566
                 comp_name, part_name = get_redundant_info (img_file)
567
568
                     part_name = '_' + part_name
569
570
                 hash_file_list = [
571
                     ('STAGE1B%s.hash' % part_name, HASH_USAGE['STAGE_1B']),
572
573
                     ('STAGE2.hash',
                                                          HASH_USAGE['STAGE_2']),
HASH_USAGE['PAYLOAD'])
                     ('PAYLOAD.hash',
574
575
                if self._board.ENABLE_FWU:
576
                     hash_file_list.append (('FWUPDATE.hash', HASH_USAGE['PAYLOAD_FWU']))
577
578
                hash file list.append (('MSTKEY.hash', HASH USAGE['PUBKEY MASTER']))
579
580
581
                if len(hash_file_list) > HashStoreTable.HASH_STORE_MAX_IDX_NUM:
                      raise Exception ('Insufficant hash entries !')
582
583
                 hash idx = 0
584
585
                hash_store = HashStoreTable.from_buffer(stagel_bins, hs_offset)
hash_len = HASH_DIGEST_SIZE[HASH_VAL_STRING[self._board.SIGN_HASH_TYPE]]
586
                hash_store_data_buf = bytearray()
hash_store.UsedLength = sizeof(HashStoreTable())
587
588
                for hash_file, usage in hash_file_list:
    # If the hash verification is not required for certain stage, skip it
    if hash_file == 'PLDDYN':
589
590
591
                          hash_data = bytearray(b'\x00' * hash_len)
593
                          src_path = os.path.join(self._fv_dir, hash_file)
594
595
                          if not os.path.exists(src_path):
                               raise Exception ("Hash data file '%s' not found !" % hash_file )
596
                          fh = open(src_path,'rb')
hash_data = bytearray(fh.read())
598
                          fh.close()
599
600
                          if hash_len != len (hash_data):
                               raise Exception ("Hash data file '%s' length is incorrect !" % hash_file )
601
603
                     hashstoredata = HashStoreData()
604
605
                     hashstoredata.Usage = usage
hashstoredata.HashAlg = self._board.SIGN_HASH_TYPE
606
                     hashstoredata.DigestLen = hash_len
607
608
                     hash_store.UsedLength += hash_len + sizeof(HashStoreData())
609
610
                      #Annend hash store data entries
                      hash_store_data_buf = hash_store_data_buf + bytearray(hashstoredata) + hash_data
612
                     print(' Update HashStore entry %d with file %s' % (hash idx, hash file))
613
                     hash_idx += 1
614
615
                 #Undate Hash store Table
                 fo = open(img_file,'r+b')
617
                 fo.seek(hs offset)
618
                fo.write(hash_store)
#Update Hash store data
619
620
                fo.seek(hs_offset + sizeof(hash_store))
fo.write(hash_store_data_buf)
621
622
                 fo.close()
623
624
625
           def update_component_list (self):
626
627
                def process_image_list (idx, offset):
628
629
                     region_name, part_name = get_redundant_info (img_list[idx][0])
636
                      redundant = True if part_name == 'B' else Fals
631
632
633
634
                          flags |= FLASH MAP.FLASH MAP DESC FLAGS['BACKUP']
635
                                                                            'NON_REDUNDANT', 'NON_VOLATILE']:
636
                          flags |= FLASH_MAP.FLASH_MAP_DESC_FLAGS[region_name]
637
638
                      oldidx = len (comp_list)
parent_size = getattr(self._board, '%s_SIZE' % region_name, 0)
remaining_size = parent_size
639
                     parent size
640
                      for comp in img_list[idx][1]:
642
                          if comp[3] & STITCH_OPS.MODE_FILE_IGNOR:
643
644
                          compress = FLASH_MAP.FLASH_MAP_DESC_FLAGS['COMPRESSED'] if comp[1] else 0
645
646
                          compress = FLASH_MAP_DESC_FLAGS['COMPRESSED'] if comp[1] else 0
if comp[0] in region_name_list:
idx = region_name_list.index (comp[0])
  region_size = process_image_list (idx, offset)
  region_list.append ({'name':comp[0], 'offset':offset, 'size':region_size})
647
649
                               offset += region_size
656
```

fit_data = rom[fit_offset:fit_offset+fit_header.size*16]

```
651
                               comp\_list.append \ (\{'name':comp[{\color{red}0}], \ 'size':comp[{\color{red}2}], \ 'flag':flags \ | \ compress\})\\
652
                          remaining_size -= comp[2]
653
654
                     if remaining_size > \theta:
                          ...maxlang_size > 0:
comp_node = find_component_in_image_list (img_list[idx][0], img_list)
pos = STITCH_OPS.MODE_POS_HEAD if comp_node is None else comp_node[4]
comp = {'name': 'EMPTY.bin', 'size': remaining_size, 'flag': flags}
if pos == STITCH_OPS.MODE_POS_HEAD:
656
657
658
650
                                comp_list.insert (oldidx, comp)
                          else:
661
                               comp_list.append (comp
662
                     elif remaining size < 0:
663
                          if parent_size == 0:
    parent_size = -remaining_size
664
665
                          else:
666
                                raise Exception ('Insufficant space, please adjust %s_SIZE (0x%X more is requried) !' % (region_name, -remaining_size))
667
668
                     return parent_size
669
670
                 # Create compoent list and update base and offset
671
                img_list = self._img_list
region_name_list = [img[0] for img in img_list]
672
673
                 comp_list
674
                 region_list
675
676
677
                     master_name = self._image
678
                     master_idx = region_name_list.index(master_name)
process_image_list (master_idx, 0)
image_size = sum (comp['size'] for comp in comp_list)
686
681
                      image_base = self._board.FLASH_LAYOUT_START - image_size
682
                     image offs = 0
683
684
                         comp['name'] = get_redundant_info (comp['name'])[0]
comp['offset'] = image_offs
comp['base'] = image_base + image_offs
image_offs += comp['size']
685
686
687
688
689
                     for rgn in region list:
690
                           rgn['base'] = image_base + rgn['offset']
691
692
                except ValueError:
693
                     print("Warning: No '%s' component in image list !" % master_name)
695
                 #print_component_list (comp_list)
696
697
                self._comp_list = comp_list
self._region_list = region_list
698
699
700
701
702
           def patch_stages (self):
703
704
                 print('Patching STAGE1A')
                extra_cmd = [
705
                      "STAGE1A:STAGE1A",
"0xFFFFFFFC,
706
707
                                                   BASE_STAGE1A_,
                                                                                              @Patch BFV",
                      "_OFFS_STAGE1A_, Stage1A: _ModuleEntryPoint, @Patch Stage1A Entry",

"_OFFS_STAGE1A_+4, Stage1A:BASE, @Patch Module Base",

"<Stage1A: __gPcd_BinaryPatch_PcdVerInfoBase>, {3473A022-C3C2-4964-B309-22B3DFB0B6CA:0x1C}, @Patch VerInfo",
708
709
710
                     "<Stage1A:_gPcd_BinaryPatch_PcdFileDataBase>, {EFAC3859-B680-4232-A159-F886F2AE0B83:0x1C}, @Patch PcdBas
711
712
713
714
                if self._arch == 'X64':
                     # Find signature at top 4KB
715
                     vrt_patch_data_base = get_vtf_patch_base (os.path.join(self._fv_dir, 'STAGE1A.fd'))
page table_len = 0x8000
716
717
                      if self._board.STAGE1_DATA_SIZE < page_table_len:
718
719
                     raise Exception ("STAGET_DATA_SIZE is too small to build X64 page table, "

"it requires at least 0x%X !" % page_table_len)

page_tbl_off = self._board.STAGE1_STACK_BASE_OFFSET + self._board.STAGE1_STACK_SIZE + \
726
721
                                       self._board.STAGE1_DATA_SIZE - page_table_len
722
723
724
                          "0x%08X, 0x%08X,
"0x%08X, BASE_STAGE1A_ - _OFFS_STAGE1A_,
"0x%08X, Stage1A:_TempRamInitParams,
                                                                                               @Page Table Offset" % (vtf patch data base + 0x00, page tbl off),
                                                                                                      @FSP-T Base" % (vtf_patch_data_base + 0x04),
@FSP-T UPD" % (vtf_patch_data_base + 0x0C),
725
726
727
728
                extra cmd.append (
729
                        0xFFFFFF8, {3CEA8EF3-95FC-476F-ABA5-7EC5DFA1D77B:0x1C}, @Patch FlashMap",
730
731
732
                if self._board.HAVE_FIT_TABLE:
                     if self. board.ACM SIZE > 0:
734
                          extra_cmd.append (
735
736
                                                        ({CD17FF5E-7731-4D16-8441-FC7A113C392F:0x1C} + 0x3F) & ~0x3F, @FIT table
                                "0xFFFFFFC0,
737
738
                          extra cmd.append (
739
                                                        {CD17FF5E-7731-4D16-8441-FC7A113C392F:0x1C},
                                                                                                                                      @FIT table"
740
741
                     extra_cmd.extend ([
742
743
                                 <[0xFFFFFC0]>+0, 0x5449465F,
                               "<[0xFFFFFC01>+4. 0x2020205F.
                                                                                                                                      @FIT Signature High".
744
                                                                                                                                        @FIT FFS section length"
                                "<[0xFFFFFFC0]>+8, [CD17FF5E-7731-4D16-8441-FC7A113C392F:0x18] & 0xFFFFFF
745
746
                               "<[0xFFFFFFC0] + 8] - [0xFFFFFFC0], @FIT table max length",
747
748
                 if self._board.HAVE_VERIFIED_BOOT:
                     749
750
751
                patch_fv(self._fv_dir, *extra_cmd)
752
753
                 print('Patching STAGE1B')
754
755
756
                patch_fv(
                          self._fv_dir,
                          "STAGE1B:STAGE1B",
"_OFFS_STAGE1B_,
757
758
                                                        Stage1B:__ModuleEntryPoint,
                                                                                                    @Patch Stage1B Entry",
                           " OFFS STAGE1B +4.
                                                        Stage1B:BASE.
759
760
                          "<Stage1B:_gPcd_BinaryPatch_PcdCfgDataIntBase>, {016E6CD0-4834-4C7E-BCFE-41DFB88A6A6D:0×1C}, @Patch Internal CfgDataBase"
761
                print('Patching STAGE2')
763
                 extra cmd = []
764
765
                if self._board.HAVE_VBT_BIN:
                     extra_cmd.append (
766
```

else:

```
767
768
                  if self._board.HAVE_ACPI_TABLE:
769
770
                       extra cmd.append (
                               __mail: __grod_BinaryPatch_PcdAcpiTablesAddress>, {7E374E25-8E01-4FEE-87F2-390C23C606CD:0x1C}, @Patch ACPI",
771
772
                  if self. board.ENABLE SPLASH
773
774
775
                       extra_cmd.append (
                             "<Stage2:__gPcd_BinaryPatch_PcdSplashLogoAddress>, {5E2D3BE9-AD72-4D1D-AAD5-6B08AF921590:0x1C}, @Patch Logo",
776
777
                  patch fv(
                       self._fv_dir,
"STAGE2:STAGE2",
778
779
                        "_OFFS_STAGE2_, Stage2:__ModuleEntryPoint, @Patch Stage2 Entry",
"_OFFS_STAGE2_+4, Stage2:BASE, @Patch Stage2 Base",
786
781
782
                       *extra_cmd
783
784
785
             # 自动生成dsc文件,生成的主要是Platform.dsc文件
             def create_dsc_inc_file (self, file):
    lines = []
787
788
789
                  lines.append('%s\n' % AUTO_GEN_DSC_HDR) # 一些注释的头部,用来说明不要自定生成的文件 lines.append('# Platform specific macro definitions\n') lines.append('[Defines]\n')
796
792
                     vars()函数返回BaseBoard对象的属性及其值,是一个字典
793
794
                  for attr in sorted(vars(self._board)):
                       # _开头的属性不管
795
                       if attr.startswith(' '):
                       continue
value = getattr(self._board, attr)
797
798
799
                       if type(value) is not str:

if value == 0 or value == 1:

value = '0x%x' % value
800
801
                             else:
802
                                  value = '0x%08X' % value
803
                       lines.append(' DEFINE %-24s = %s\n' % (attr, value))
804
805
                 if getattr(self._board, "GetPlatformDsc", None):
806
                        dsc_dict = self._board.GetPlatformDsc()
807
808
                        # add extra include searching nath
809
                           len(self._board._EXTRA_INC_PATH) > 0:
    inc_dir = []
816
811
                             for each in self._board._EXTRA_INC_PATH:
812
                            inc_dir.append(('-Is(WORKSPACE)/%s' % each).replace('/', os.sep))
dsc_dict['BuildOptions.Common.EDKII'] = ['*_*_*_CC_FLAGS = ' + ' ' '.jo
                                                                                                                   '.ioin(inc dir)]
814
815
                       for sect in dsc dict:
816
                             lines.append('\n# Platform specific sections\n')
lines.append('[%s]\n' % sect)
817
                             for line in dsc_dict[sect]:
    lines.append(' %s\n' % line)
819
820
                             lines.append('\n')
821
822
                  elif getattr(self._board, "GetDscLibrarys", None):
823
                       # Deprecated, please use GetPlatformDsc instead
libsdict = self._board.GetDscLibrarys()
824
825
                       for arch in libsdict:
826
                             lines.append('\n# Platform specific libraries\n')
lines.append('[LibraryClasses.%s]\n' % arch)
827
828
                             for lib in libsdict[arch]:
    lines.append(' %s\n' % lib)
829
830
                             lines.append('\n')
831
832
                  update = True
text = ''.join(lines)
# 如果原本就存在,可以不更新
833
834
835
                  if os.path.exists(file):
836
                            old_text = get_file_data (file, 'r')
if text == old_text:
837
838
                                       update = False
839
840
                  if update:
841
                             open (file, 'w').write(text)
842
843
844
             def create platform vars (self):
845
                  for comp in self._comp_list: # FLASH_MAP是定义在IfwiUtility.py中的类 if comp['flag'] & FLASH_MAP.FLASH_MAP_DESC_FLAGS['BACKUP'] or comp['bname'] == 'EMPTY':
846
847
848
                       setattr(self._board, '%s_BASE' % comp['bname'], comp['base'])
849
856
                  image_base = self._board.FLASH_LAYOUT_START
851
                  Image_oase = sett:_uoaru.rLsa_Lattou_sirki
for idx, comp_name in enumerate(['STAGEIA', 'STAGEIB', 'STAGE2']):
    if not hasattr(self__board, '%s_BASE' % comp_name):
        image_base -= getattr(self__board, '%s_SIZE' % comp_name)
853
854
                            if idx > 0:
855
                                  image_base &= ~0xFFFFF
856
                            setattr(self._board, '%s_BASE' % comp_name, image_base)
857
858
                       if getattr(self._board, '%s_XIP' % comp_name) or comp_name == 'STAGE1A':
859
                             setattr(self._board, '%s_FD_SIZE' % comp_name, getattr(self._board, '%s_SIZE' % comp_name))
setattr(self._board, '%s_FD_BASE' % comp_name, getattr(self._board, '%s_BASE' % comp_name))
866
861
862
                       if getattr(self._board, '%s_XIP' % comp_name):
    setattr(self._board, '%s_LOAD_BASE' % comp_name, getattr(self._board, '%s_BASE' % comp_name))
863
865
                              var_name = '%s_LOAD_BASE' % comp_name
866
                             if not hasattr(self, board, var name):
867
                             setattr(self_board, var_name, getattr(self_board, '%s_BASE' % comp_name))
for var in ['%s_FD_SIZE', '%s_FD_BASE', '%s_LOAD_BASE']:
    var_name = var % comp_name
868
869
876
                                  if not hasattr(self._board, var_name):
871
                                      raise Exception ('%s needs to be defined' % var name)
872
873
874
                       fd_size = getattr(self._board, '%s_FD_SIZE' % comp_name)
setattr(self._board, '%s_FD_NUMBLK' % comp_name, fd_size // self._board.FLASH_BLOCK_SIZE)
875
876
                  pld_list = ['PAYLOAD']
877
                  if self._board.ENABLE_FWU:
    pld_list.append ('FWUPDATE')
878
879
                  for pld in pld_list:
886
                       if not hasattr(self._board, '%s_LOAD_BASE' % pld):
                             if not hasattr(self. board, '%s BASE' % pld):
882
```

"<Stage2: gPcd BinaryPatch PcdGraphicsVbtAddress>, {E08CA6D5-8D02-43AE-ABB1-952CC787C933:0x1C}, @Patch VBT"

```
setattr(self._board, '%s_LOAD_BASE' % pld, getattr(self._board, '%s_BASE' % pld))
884
885
                     setattr(self. board, 'FSP T OFFSET'
886
                     setattr(self._board, 'TSTAGELIA_FV_OFFSET' , getattr(self._board, 'FSP_T_OFFSET') + getattr(self._board, 'FSP_T_SIZE'))
setattr(self._board, 'STAGELIA_FV_OFFSET' , getattr(self._board, 'STAGELIA_FD_SIZE') - getattr(self._board, 'FSP_T_SIZE'))
setattr(self._board, 'STAGELIB_FV_OFFSET' , 0)
887
                     setattr(self._board,
setattr(self._board,
                                                      'STAGE1B_FV_OFFSET'
'STAGE1B_FV_SIZE'
889
                                                                                       , getattr(self._board, 'STAGE1B_FD_SIZE') - getattr(self._board, 'FSP_M_SIZE'))
896
                     setattr(self._board,
setattr(self._board,
                                                      'STAGE2_FV_OFFSET'
'STAGE2_FV_SIZE'
                                                                                       , 0)
891
                                                                                       , getattr(self._board, 'STAGE2_FD_SIZE')
                                                                                                                                                            - getattr(self._board, 'FSP_S_SIZE'))
892
                                                                                      , getattr(self._board, 'STAGEZ_FD_SIZE') - getattr(self._board, 'FSP_S_SIZE'))
, getattr(self._board, 'STAGEZ_FV_SIZE'))
, getattr(self._board, 'STAGEIB_FV_OFFSET') + getattr(self._board, 'STAGEIB_FV_SIZE'))
, getattr(self._board, 'STAGEIB_FV_BASE') + getattr(self._board, 'FSP_T_OFFSET'))
, getattr(self._board, 'STAGEIB_FV_BASE') + getattr(self._board, 'FSP_M_OFFSET'))
, getattr(self._board, 'STAGEIB_FV_BASE') + getattr(self._board, 'FSP_S_OFFSET'))
                     setattr(self._board, 'FSP_S_OFFSET'
893
                     setattr(self_board, 'FSP_S_OFFSET'
setattr(self_board, 'FSP_M_BASE'
setattr(self_board, 'FSP_T_BASE'
setattr(self_board, 'FSP_M_BASE'
setattr(self_board, 'FSP_S_BASE'
894
895
896
897
898
                     for stage_c, fsp_c in [('1A', 'T'), ('1B', 'M'), ('2', 'S')]:
    fv_size = getattr(self._board, 'STAGE%s_FV_SIZE' % stage_c)
899
900
                        if fv_size < 0:</pre>
901
                           rTv_size < 0:

raise Exception ('STAGE%s_FD_SIZE is too small, please adjust it to be at least 0x%x in BoardConfig.py!' %

(stage_c, getattr(self._board, 'FSP_%s_SIZE' % fsp_c)))
902
903
904
                     if getattr(self._board, 'FLASH_SIZE') == 0:
905
                           if not hasattr (self._board, 'SLIMBOOTLOADER_SIZE'):
    raise Exception ('FLASH_SIZE needs to be defined !')
906
907
908
                     setattr(self._board, 'FLASH_SIZE' , getattr(self._board, 'SLIMBOOTLOADER_SIZE'))
setattr(self._board, 'FLASH_BASE' , 0x100000000 - getattr(self._board, 'FLASH_SIZE'))
900
910
911
                     if getattr(self._board, 'ACM_SIZE') > 0:
912
913
                           acm_base = getattr(self._board, 'ACM_BASE')
if acm_base & 0x7FFF:
914
                                  raise Exception ('ACM base[FSP-T+CAR:0x%x] must be 32KB aligned!' % acm base)
915
916
                     if getattr(self._board, 'DIAGNOSTICACM_SIZE') > 0:
917
                           \label{eq:diagnosticacm_base} \begin{array}{ll} \mbox{diagnosticacm\_base} = \mbox{getattr(self.\_board, 'DIAGNOSTICACM\_BASE')} \\ \mbox{if diagnosticacm\_base & 0x0FFF:} \end{array}
918
919
                                  raise Exception ('Diagnostic ACM base[FSP-T+CAR:0x%x] must be 4KB aligned!' % diagnosticacm base)
920
921
                      # Generate Pci Enum Policy Info
922
                     pci_enum_policy_list = |
923
924
925
                             DOWNGRADE_I032
                            'DOWNGRADE MEM64'
                             DOWNGRADE_PMEM64
926
927
                             'DOWNGRADE BUSO',
                            'FLAG_ALLOC_PMEM_FIRST',
'BUS_SCAN_TYPE',
928
929
930
                            'BUS SCAN TIEMS
931
                     pci enum policy dict = {}
                       ---_-num_potrs/_urcr = {}
for policy_list in pci_enum_policy_list:
policy_name = '_PCI_ENUM_%s' % policy_list
policy_value = None
933
934
935
                            if not hasattr(self._board, policy_name):
936
                                 if policy_list == 'BUS_SCAN_ITEMS':
    policy_value = '0'
elif 'DOWNGRADE' in policy_list:
937
938
939
                                       policy_value = 1
946
941
942
                                       policy_value = 0
943
                                  policy_value = getattr(self._board, policy_name)
944
                     pci_enum_policy_dict[policy_list] = policy_value
self._board.PCI_ENUM_POLICY_INFO = gen_pci_enum_policy_info(pci_enum_policy_dict)
945
946
947
               def create_redundant_components (self):
    if self._board.REDUNDANT_SIZE == 0:
948
949
956
951
952
                     print("Generating redundant components")
953
954
                     shutil.copv(
                           os.path.join(self._fv_dir, 'STAGE1A.fd'),
os.path.join(self._fv_dir, 'STAGE1A_A.fd'))
955
956
957
                     shutil.copy(
958
959
                           os.path.join(self._fv_dir, 'STAGE1A.fd'),
os.path.join(self._fv_dir, 'STAGE1A_B.fd'))
960
                      # Patch flashmap to indicate boot parititon
962
                     fo = open(os.path.join(self._fv_dir, 'STAGE1A_B.fd'), 'r+b')
963
964
                     bins = bytearray(fo.read())
                     Tmapoff = bytes_to_value(bins[-8:-4]) - bytes_to_value(bins[-4:]) + self._board.STAGE1A_FV_OFFSET fmaphdr = FLASH_MAP.from_buffer (bins, fmapoff)
965
                     if fmaphdr.sig != FLASH_MAP.FLASH_MAP_SIGNATURE:
    raise Exception ('Failed to locate flash map in STAGE1A_B.fd !')
967
968
969
                     fmaphdr.attributes |= fmaphdr.FLASH_MAP_ATTRIBUTES['BACKUP_REGION']
                      fo.seek(fmapoff)
976
                     fo.write(fmaphdr)
972
                      # Patch microcode base in FSP-T UPD
973
974
                     if self._board.HAVE_FSP_BIN and self._board.TOP_SWAP_SIZE > 0:
    fspt_bin = os.path.join(self._fv_dir, 'FSP_T.bin')
975
                           upd_sig = get_fsp_upd_signature (fspt_bin)
upd_off = bins.find (upd_sig, self_board.STAGE1A_FV_OFFSET)
977
                           if upd_off < 0:
978
                                  raise Exception ('Could not find FSP-T UPD signatures in STAGE1A_B.fd !')
979
                            if bins.find (upd_sig, upd_off + 1) > 0:
980
981
                                 raise Exception ('Found multiple FSP-T UPD signatures in STAGE1A_B.fd !')
                            ucode_upd_off = upd_off + 0x20
982
                            \label{eq:ucode_base} \mbox{ucode\_base = bytes\_to\_value (bins[ucode\_upd\_off + 0 : ucode\_upd\_off + 4])}
                           if ucode_base == 1:

# APL/QEMU FSP-T UPD has revision 1 format
984
985
986
                                  ucode_upd_off = upd_off + 0x24
                                  ucode_base = bytes_to_value (bins[ucode_upd_off + 0 : ucode_upd_off + 4])
987
                            ucode_size = bytes_to_value (bins[ucode_upd_off + 4 : ucode_upd_off + 8])
988
                           if ucode_base != self._board.UCODE_BASE:
989
990
991
                                 IT UCODe_Dase != setT.__Doard.LUDUE_DASE:
    raise Exception ('Incorrect microcode region base in FSP-T UPD parameter !')

if ucode_base < 0x100000000 - self._board.TOP_SWAP_SIZE * 2:
    # Microcode is located outside of top swap region, patch it
    ucode_base -= self._board.REDUNANT_SIZE

print ('Patching UCODE_base in FSP-T UPD parameter to 0x%08X for STAGEIA_B.fd' % ucode_base)
992
993
994
995
                                        fo.seek (ucode upd off)
996
                                        fo.write (value_to_bytes (ucode_base, 4))
997
```

raise Exception ('%s_BASE or %s_LOAD_BASE needs to be defined !' % (pld, pld))

```
fo.close()
999
                  # Stage 1B_B will be created during rebasing
1001
1002
                 shutil.copy(
                      os.path.join(self._fv_dir, 'STAGE1B.fd'),
os.path.join(self._fv_dir, 'STAGE1B_A.fd'))
1003
1004
1005
                 stage1b_path = os.path.join(self._fv_dir, 'STAGE1B.fd')
stage1b_b_path = os.path.join(self._fv_dir, 'STAGE1B_B.fd')
1006
1007
1008
1009
                 if self. board.STAGE1B XIP
                      # Rebase stage1b.fd
print("Rebasing STAGE1B_B")
1010
1011
1012
                      rebase_stage (stage1b_path, stage1b_b_path, -self._board.REDUNDANT_SIZE)
1013
1014
                      # rebase FSPM in Stage1B and update stage1B hash in key store
                      if self._board.HAVE_FSP_BIN:
1015
                           fsp_path = os.path.join(self._fv_dir, 'Fsp.bin')
1016
                           rebase_fsp (fsp_path, self._fv_dir, self._board.FSP_T_BASE, self._board.FSP_M_BASE - self._board.REDUNDANT_SIZE, self._board.FSP_S_BASE) split_fsp (fsp_path, self._fv_dir)
1017
1018
1019
                            # write rebased fspm to second firmware
1020
                           di = open(os.path.join(self._fv_dir, 'FSP_M.bin'), 'rb').read()
1021
                           fo = open(stage1b_b_path, 'r+b')
fo.seek(self._board.FSP_M_OFFSET)
1022
1023
                            fo.write(di)
1025
1026
                 else:
                      \verb|shutil.copy(stagelb_path, stagelb_b_path)|\\
1027
1028
            def create_bootloader_image (self, layout_name):
1030
1031
                 layout_file = open(os.path.join(self._fv_dir, layout_name), 'w')
layout_file.write("BOARD_INFO = ['%s']\n" % self._board.BOARD_NAME)
1032
1033
1035
                 rgn_name_list = [rgn['name'] for rgn in self._region_list]
1036
                 for idx, (comp_name, file_list) in enumerate(self._img_list):
   if (self._board.ENABLE_FWU == 0) and (comp_name == 'Stitch_FWU.bin'):
      print("No firmware update payload specified, skip firmware update.")
   continue
1037
1038
1040
1041
1042
                      out file = comp name
                      out_path = os.path.join(self._fv_dir, out_file)
1043
                      bins = bytearray()
                       new_list = []
1044
                      for src, algo, val, mode, pos in file_list:
1045
1046
                          if mode & STITCH OPS.MODE FILE IGNOR:
1047
                           new list.append((src, algo, val, mode, pos))
1048
1049
                                bins.extend (b'\xff' * val)
1050
1051
                          continue
src_path = os.path.join(self._fv_dir, src)
bas_path = os.path.splitext(src_path)[0]
if not os.path.exists(src_path):
    raise Exception ("Component '%s' could not be found !" % src)
1052
1053
1054
1055
1056
                           if algo:
1057
1058
                                compress(src_path, algo)
                                 src_path = bas_path
1059
1060
                           else:
1061
                                if src == 'STAGE2.fd':
                                     raise Exception ("STAGE2.fd must be compressed, please change BoardConfig.py file !")
1062
                           if src not in rgn_name_list:
    gen_hash_file (src_path, HASH_VAL_STRING[self._board.SIGN_HASH_TYPE], '', False)
1063
1064
1065
                           if mode != STITCH_OPS.MODE_FILE_NOP
1066
                                dst_path = bas_path +
1067
                                align_pad_file(src_path, dst_path, val, mode, pos)
src_path = dst_path
1069
1070
1071
                           else:
                                if val and (val != os.path.getsize(src_path)):
                                     raise Exception ("Size of file '%s' does not match expected 0x%X !" % (src_path, val))
1072
                           if 'STAGE1A' in src
                                self.update_hash_table (src_path)
1074
1075
                           fi = open(src_path, 'rb')
1076
1077
                           bins.extend(bytearray(fi.read()))
1078
                           fi.close()
1079
                      \label{eq:comp_name} \begin{subarray}{ll} if comp_name == self.\_image: \\ bins = b' \xff' * (self.\_board.SLIMBOOTLOADER\_SIZE - len(bins)) + bins \\ \end{subarray}
1080
1081
1082
                      fo = open(out_path,'wb')
1083
                      fo.write(bins)
1084
1085
                      fo.close()
1086
                      comp file = out file
1087
                        comp_node = find_component_in_image_list (comp_name, self._img_list)
1088
                      if comp_node:
1089
                           space = comp node[2] - len(bins)
1090
1091
                                empty = ('EMPTY', '', space, STITCH_OPS.MODE_FILE_NOP, STITCH_OPS.MODE_POS_HEAD)
if comp_node[4] == STITCH_OPS.MODE_POS_HEAD:
    new_list.insert (0, empty)
1093
1094
1095
                                     new_list.append (empty)
1096
                                comp_file = os.path.splitext(comp_name)[0] + '.pad'
1098
                      image base = self. board.FLASH LAYOUT START
1000
1100
                      comp_name = comp_name.replace ('TOP_SWAP_B.', 'TOP_SWAP_A.')
1101
                      if comp_name in rgn_name_list:
   idx = rgn_name_list.index(comp_name)
   image_base = self._region_list[idx]['base'] + self._region_list[idx]['size']
1103
1104
1105
                      layout\_file.write("IMAGE\_INFO = ['\%s', 0x\%X, \%d]\n" \% (comp\_file, image\_base, True)) \\ layout\_file.write("IMAGE\_LIST = \%s\n" \% new_list)
1106
1108
                 lavout file.close()
1109
1110
                 self.update_fit_table ()
1111
                  # generate flash layout file
1113
                 layout file = os.path.splitext(self. image)[0] + '.txt'
```

```
1115
                report image layout (self. fv dir, layout name, layout file)
                # copy files to staging directory for stitching
1117
                if getattr(self._board, "GetOutputImages", None
    extra_list = self._board.GetOutputImages()
1118
1119
1120
                out_file = os.path.join("Outputs", self._board.BOARD_NAME, 'Stitch_Components.zip')
1122
1123
                copy\_images\_to\_output\ (self.\_fv\_dir,\ out\_file,\ self.\_img\_list,\ rgn\_name\_list,\ extra\_list)
1124
1125
           def pre_build(self):
                # Update search path
1127
                sbl_dir = os.environ['SBL_SOURCE']
plt_dir = os.environ['PLT_SOURCE']
1128
1129
1130
                os.environ['PACKAGES_PATH'] = plt_dir
                if plt_dir != sbl_dir:
1131
                    os.environ['PACKAGES_PATH'] += os.pathsep + sbl_dir
1132
1133
1134
                if self._board.KEY GEN:
1135
                    if not os.path.exists(os.environ.get('SBL_KEY_DIR')):
                         print ("Generating default Sbl Keys to %s !!" % os.environ.get('SBL_KEY_DIR'))
1137
                         key_gen_tool = os.path.join(sbl_dir, 'BootloaderCorePkg', 'Tools', 'G
args_list = ['python', key_gen_tool, '-k', os.environ['SBL_KEY_DIR']]
1139
1140
                         ret = subprocess.call(args_list)
                         if ret:
                             raise Exception ('Failed to generate keys !!')
1142
1143
                         print ("WARNING: Key generation option is set but directory with Sbl Keys exists at %s!!" % os.environ.get('SBL KEY DIR'))
1144
1145
                         print ("Skip keys generation!!")
1146
1147
                # Check for SBL Keys directory
                check_for_slimbootkeydir()
1148
1149
1150
                # create build folder if not exist
                if not os.path.exists(self._fv_dir):
1151
1152
                    os.makedirs(self. fv dir)
1153
                # Validate HASH TYPE VALUE config
1154
                if (HASH_TYPE_VALUE[self._board._SIGN_HASH] != self._board.SIGN_HASH_TYPE):
    raise Exception ('SIGN_HASH_TYPE is not set correctly!!')
1156
1157
                # Validate IPP_HASH_LIB_SUPPORTED_MASK config
1158
                if(IPP CRYPTO ALG MASK[self. board. SIGN HASH] & self. board.IPP HASH LIB SUPPORTED MASK) == 0:
1159
                     raise Exception ('IPP_HASH_LIB_SUPPORTED_MASK is not set co
1161
1162
                # check if ESP binary exists
                if self._board._FSP_PATH_NAME != '':
1163
                    fsp_path_name = self._board._FSP_PATH_NAME
1164
                    fsp_path_name = os.path.join('Silicon', self._board.SILICON_PKG_NAME, "FspBin")
1166
1167
                fsp_dir = os.path.join(plt_dir, fsp_path_name)
1168
1169
                work_dir = plt_dir
                if not os.path.exists(fsp_dir)
                fsp_dir = os.path.join(sbl_dir, fsp_path_name)
  work_dir = sbl_dir
fsp_path = os.path.join(fsp_dir, self._fsp_basename + '.bin')
1171
1172
1173
1174
                if self._board.HAVE_FSP_BIN:
1175
1176
                    check_build_component_bin = os.path.join(tool_dir, 'PrepareBuildComponentBin.py')
                    if os.path.exists(check_build_component_bin):
    ret = subprocess.call([sys.executable, check_build_component_bin, work_dir, self._board.SILICON_PKG_NAME, '/d' if self._board.FSPDEBUG_MODE else '/r'])
1177
1178
1179
                         if ret:
                              raise Exception ('Failed to prepare build component binaries !')
1180
1181
               # create FSP size and UPD size can be known
fsp_list = ['FSP_T', 'FSP_M', 'FSP_S']
if self._board.HAVE_FSP_BIN:
    split_fsp (fsp_path, self._fv_dir)
1182
1183
1184
1185
                else:
1186
1187
                     # create dummy FSP files
                    for each in fsp list:
1188
                open(os.path.join(self._fv_dir, each + '.bin'),'wb').close()
# generate size variables
1189
1190
1191
                for each in fsp_list:
    fsp_bin = os.path.join(self._fv_dir, "%s.bin" % each)
1193
                    if self. board.HAVE FSP BIN:
                         if self._board.FSP_IMAGE_ID:
    imageid = get_fsp_image_id (fsp_bin)
1194
1195
1196
                             if self._board.FSP_IMAGE_ID != imageid:
    raise Exception ('Expecting FSP ImageId: %s, but got %s !' % (self._board.FSP_IMAGE_ID, imageid))
1197
                         revision = get_fsp_revision (fsp_bin)
if revision < self._board.MIN_FSP_REVISION:
    raise Exception ('Required minimum FSP revision is 0x%08X, but current revision is 0x%08X!' %
1198
1200
1201
                    (self._board.MIN_FSP_REVISION, revision))
setattr(self._board, '%s_SIZE' % each, get_fsp_size(fsp_bin) if self._board.HAVE_FSP_BIN else 0)
1202
                    setattr(self._board, '%s_UPD_SIZE' % each, get_fsp_upd_size(fsp_bin) if self._board.HAVE_FSP_BIN else 1)
1203
1204
                if self._board.BUILD_CSME_UPDATE_DRIVER:
1205
1206
                    if os.name != 'nt':
    raise Exception ('BUILD_CSME_UPDATE_DRIVER is enabled, build only works in WINDOWS !')
1207
1208
1209
1210
                self.update_component_list ()
1211
                self.create_platform_vars ()
1212
1213
                # generate a padding file
                gen_file_with_size (os.path.join(self._fv_dir, 'PADDING.bin'), 0
1214
1215
1216
                # create flashmap file
                comp_list = self._comp_list
1217
                if len(self._comp_list) == 0 and getattr(self._board, "GetFlashMapList", None):
    comp_list = self._board.GetFlashMapList()
1218
1219
                gen flash map bin (os.path.join(self. fv dir. 'FlashMap.bin'), comp list)
1220
1221
                if not self._board.HAVE_VERIFIED_BOOT and self._board.HAVE_MEASURED_BOOT:
1222
1223
                     raise Exception ('Verified Bo
                                                       ot must also enabled to e
1224
                # create hashstore file
1225
                key_hash_list = []
mst_key = self._board._MASTER_PRIVATE_KEY
1227
1228
                if self._board.HAVE_VERIFIED_BOOT:
                    hash_store_size = sizeof(HashStoreTable) + (sizeof(HashStoreData) + HASH_DIGEST_SIZE[HASH_VAL_STRING[self._board.SIGN_HASH_TYPE]]) * HashStoreTable().HASH_STORE_MAX_IDX_NUM
1229
1230
                    gen_file_with_size (os.path.join(self._fv_dir, 'HashStore.bin'), hash_store_size)
```

```
1231
1232
                    #Intialize with HashStoreTable
1233
                    fo = open(os.path.join(self._fv_dir, 'HashStore.bin'),'r+b')
                    hash store table = HashStoreTable()
1234
1235
                    hash_store_table.TotalLength = hash_store_size
1236
                    fo.write(hash store table)
1237
                    fo.close()
1238
1239
                    # create kev hash file
                    if getattr(self._board, "GetKeyHashList", None):
    key_hash_list = self._board.GetKeyHashList ()
1240
1241
1242
1243
                svn = self._board.KEYH_SVN
               1244
1245
1246
1247
                # create fit table
               if self._board.HAVE_FIT_TABLE:
1248
                    FitSize = sizeof(FIT_ENTRY) * (self._board.FIT_ENTRY_MAX_NUM - 1) if self._board.ACM_SIZE > 0:
1249
1251
                         # Make sure FIT table start address and end address are 64 bytes aligned.
                    FitSize = ((FitSize + 0x3F) & -0x3F) + 0x3F
gen_file_with_size (os.path.join(self._fv_dir, 'FitTable.bin'), FitSize)
1252
1253
1254
1255
1256
                # create bootloader version info file
               ver_info_name = 'VerInfo'
ver_bin_file = os.path.join(self._fv_dir, ver_info_name + '.bin')
ver_txt_file = os.path.join(os.environ['PLT_SOURCE'], 'Platform', self._board.BOARD_PKG_NAME, ver_info_name + '.txt')
1257
1258
1259
1260
               1261
1262
1263
               ver_dict = {}
for key in keys:
1264
1265
               ver_dict[key] = getattr (self._board, key)
if self._board.USE_VERSION:
1266
1267
1268
                    ver info = get verinfo via file (ver dict, ver txt file)
1269
                    ver info = get verinfo via git (ver dict, os.environ['PLT SOURCE'])
1270
               gen_ver_info_txt (ver_txt_file, ver_info)
gen_file_from_object (ver_bin_file, ver_info)
1271
1272
1273
1274
                # create VBT file
               if self. board.HAVE VBT BIN:
1275
1276
                    gen_vbt_file (self._board.BOARD_PKG_NAME, self._board._MULTI_VBT_FILE, os.path.join(self._fv_dir, 'Vbt.bin'))
1277
1278
                # create platform include dsc file
1279
               platform dsc path = os.path.join(sbl dir, 'BootloaderCorePkg', 'Platform.dsc')
1280
1281
                self.create_dsc_inc_file (platform_dsc_path)
1282
1283
                # rehase ESP accordingly
                if self._board.HAVE_FSP_BIN:
1285
                    rebase\_fsp(fsp\_path,\ self.\_fv\_dir,\ self.\_board.FSP\_T\_BASE,\ self.\_board.FSP\_M\_BASE,\ self.\_board.FSP\_S\_BASE)
1286
                    split_fsp(os.path.join(self._fv_dir, 'Fsp.bin'), self._fv_dir)
1287
1288
                # create master key hash
               # create master key hash
if self._board.HAVE_VERIFIED_BOOT:
    mst_priv_key = self._board._MASTER_PRIVATE_KEY
    mst_pub_key_file = os.path.join(self._fv_dir, "MSTKEY.bin")
    gen_pub_key (mst_priv_key, mst_pub_key_file)
1290
1291
1292
1293
                    gen_hash_file (mst_pub_key_file, HASH_VAL_STRING[self._board.SIGN_HASH_TYPE], '', True)
1294
1295
                # create configuration data
                if self._board.CFGDATA_SIZE >
1297
                    svn = self._board.CFGDATA_SVN
1298
                    # create config data files
gen_config_file (self._fv_dir, self._board.BOARD_PKG_NAME, self._board._PLATFORM_ID
1299
                                       setf._board.CFGDATA_PRIVATE_KEY, self._board.CFG_DATABASE_SIZE, self._board.CFGDATA_SIZE, self._board.CFGDATA_INT_FILE, self._board.CFGDATA_EXT_FILE, self._board.SIGN_ING_SCHEME, HASH_VAL_STRING[self._board.SIGN_HASH_TYPE], svn)
1300
1301
1302
1303
                # rebuild reset vector
1304
               vrt_dir = os.path.join('BootloaderCorePkg', 'StagelA', 'Ia32', 'Vtf0')
x = subprocess.call([sys.executable, 'Build.py', self._arch.lower()], cwd=vtf_dir)
if x: raise Exception ('Failed to build reset vector!')
1305
1306
1307
1308
           def build(self):
1309
1310
               print("Build [%s] ..." % self._board.BOARD_NAME)
1311
1312
                # Run pre-build
1313
                # self.board_build_hook都是在特定单板定义的
1314
               self.board_build_hook ('pre-build:before')
                self.pre_build()
1315
               self.board_build_hook ('pre-build:after')
1316
1317
1318
1319
               cmd args = [
                    "build" if os.name == 'posix' else "build.bat",
"--platform", os.path.join('BootloaderCorePkg', 'BootloaderCorePkg.dsc'),
1320
1321
1322
                                    self._target,
self._arch,
1323
1324
                    "--tagname", self._toolchain,
                                     str(multiprocessing.cpu_count()),
                    "-Y",
"-Y",
"-Y",
1326
                                     "Report.log",
1327
                                    "PCD",
"FLASH"
1328
1329
                                    "LIBRARY"
               run_process (cmd_args)
1331
1332
                # Run post-build
1333
                self.board_build_hook ('post-build:before')
1334
                self.post build()
                self.board_build_hook ('post-build:after')
1336
1337
               print("Done [%s] !" % self._board.BOARD_NAME)
1338
1339
           def post_build(self):
1341
                # create bootloader reserved binary of 4K size
1342
1343
                # 这里创建的文件都是全FF,而没有实际内容
1344
               gen_file_with_size (os.path.join(self._fv_dir, 'SBLRSVD.bin'), 0x1000)
1346
               # create variable region for UEFI payload
```

```
# 上面似乎写错了,应该是不Payload,而是UEFI变量
                 if self. board.UEFI VARIABLE SIZE > 6
1348
1349
                     gen_file_with_size (os.path.join(self._fv_dir, 'UEFIVARIABLE.bin'), self._board.UEFI_VARIABLE_SIZE)
1350
1351
1352
                if self._board.ACM_SIZE > 0:
1353
                     \label{eq:condition} \begin{split} & \texttt{gen\_file\_with\_size} \  \, (os.path.join(self.\_fv\_dir, \ 'ACM.bin'), \ self.\_board.ACM\_SIZE) \end{split}
1355
                 # create Diagnostic ACM binar
                 if self._board.DIAGNOSTICACM_SIZE > 0:
1356
1357
                     gen_file_with_size (os.path.join(self._fv_dir, 'DIAGNOSTICACM.bin'), self._board.DIAGNOSTICACM_SIZE)
1358
                 # create MRC data
                if self._board.MRCDATA_SIZE:
    gen_file_with_size (os.path.join(self._fv_dir, 'MRCDATA.bin'), self._board.MRCDATA_SIZE)
1360
1361
1362
1363
                 # create variable binary
                # Create Variable States

# VariableRegionHeader英在BuildUtility.py定义, 継承自Structure, 可以使用from_buffer得到結构体数据

varhdr = VariableRegionHeader.from_buffer(bytearray(b'\xFF' * sizeof(VariableRegionHeader)))
1365
1366
1367
                     varhdr.Size = self._board.VARIABLE_SIZE >> 1
varhdr.State = 0xFE
1368
1369
1370
1371
                      varfile = open (os.path.join(self._fv_dir, "VARIABLE.bin"), "wb")
                     varfile.write(varhdr)
varfile.write(b'\xFF' * (self._board.VARIABLE_SIZE - sizeof(varhdr)));
1372
1373
1374
                     varfile.close()
1375
1376
                # create microcode binary
if self._board.UCODE_SIZE > 0:
1377
1378
1379
                     shutil.copy (
                          os.path.join(self._fv_dir, '../%s/Microcode.bin' % self._arch),
os.path.join(self._fv_dir, "UCODE.bin"))
1380
1381
1382
1383
1384
                gen payload bin (self. fv dir, self. arch, self. pld list,
1385
                                     os.path.join(self._fv_dir, "PAYLOAD.bin"),
self._board._CONTAINER_PRIVATE_KEY, HASH_VAL_STRING[self._board.SIGN_HASH_TYPE],
1386
1387
                                      self._board._SIGNING_SCHEME, self._board.BOARD_PKG_NAME)
1388
1389
                 # create firmware undate key
1390
                 if self._board.ENABLE_FWU:
1391
                     srcfile = "../%s/PayloadPkq/FirmwareUpdate/FirmwareUpdate/OUTPUT/FirmwareUpdate.efi" % self. arch
1392
                      shutil.copyfile(
                           os.path.join(self._fv_dir, srcfile),
1394
                           os.path.join(self._fv_dir, "FWUPDATE.bin"))
1395
1396
                 # create SPI IAS image if required
1397
                 if self._board.SPI_IAS1_SIZE > 0 or self._board.SPI_IAS2_SIZE > 0:
                     for idx in range (1, 3):
    file_path = os.path.join('Platform', self._board.BOARD_PKG_NAME, 'SpiIasBin', 'iasimage%d.bin' % idx)
    file_space = getattr(self._board, 'SPI_IAS%d_SIZE' % idx)
1399
1400
1401
                          \label{eq:gen_ias_file} \texttt{gen\_ias\_file} \  \, (\texttt{file\_path}, \  \, \texttt{file\_space}, \  \, \texttt{os.path.join}(\texttt{self.\_fv\_dir}, \  \, \texttt{"SPI\_IAS\%d.bin"} \  \, \% \  \, \texttt{idx}))
1402
1403
                 # generate container images
                if getattr(self._board, "GetContainerList", None):
    container_list = self._board.GetContainerList ()
1404
1405
                     component_dir = os.nath.join(os.environ('PLT_SOURCE'), 'Platform', self._board.BOARD_PKG_NAME, 'Binaries')
gen_container_bin (container_list, self._fv_dir, component_dir, self._key_dir, '')
1406
1407
                # patch stages
self.patch_stages ()
1409
1410
1411
                    create redundant components
1412
1413
                 self.create_redundant_components ()
1414
1415
                # stitch all components
layout_name = 'ImgStitch.txt'
self.create_bootloader_image (layout_name)
1416
1417
1418
1419
                 # print flash map
                if len(self._comp_list) > 0:
    print_addr = False if getattr(self._board, "GetFlashMapList", None) else True
1421
1422
1423
                      flash\_map\_text = decode\_flash\_map \ (os.path.join(self.\_fv\_dir, \ 'FlashMap.bin'), \ print\_addr)
                     print('%s' % flash_map_text)

fd = open (os.path.join(self._fv_dir, 'FlashMap.txt'), 'w')
1424
1425
                     fd.write (flash_map_text)
fd.close ()
1426
1427
1428
1429
1430 def main():
1431
            # Set SBL_SOURCE and WORKSPACE Environment variable at first
1433
            # SBL SOURCE和WORKSPACE的值都是当前文件所在的目录,且是绝对路径
1434
            os.environ['SBL_SOURCE'] = os.path.dirname(os.path.abspath(__file__))
1435
           if 'WORKSPACE' not in os.environ:
1436
                os.environ['WORKSPACE'] = os.environ['SBL_SOURCE']
1438
           board_cfgs = []
board_names = []
1439
1440
           module_names = []
1441
1442
            # Find all boards
1443
            # search_dir也是当前文件所在路径
search_dir = os.environ['SBL_SOURCE']
1444
1445
            # PLT SOURCE默认应该是没有的,所以不会进入if分支
            if 'PLT_SOURCE' in os.environ:
    search_dir = os.path.abspath(os.path.join(search_dir, os.path.pardir))
1446
            # 就是根目录下所有的目录和文件,注意listdir()还会返回文件
board_pkgs = os.listdir (search_dir)
1448
1449
1450
            for pkg in board pkgs
1451
                get_board_config_file (os.path.join (search_dir, pkg), board_cfgs)
            board_cfgs.sort()
1453
1454
            for cfgfile in board_cfgs:
1455
                # 就是Board
1456
                 module_name = os.path.basename(os.path.dirname(cfgfile))[:-8] + os.path.basename(cfgfile)[:-3]
1457
                 # 获得的就是平台Package中的BoardConfig.py导入的模块,里面有Board类,它是BaseBoard的子类
                brdcfg = load_source(module_name, cfgfile)
# 在BoardConfig.py中定义的BOARD_NAME, 比如'apl'、'qemu'等
1458
1459
1460
                board_names.append(brdcfg.Board().BOARD_NAME)
1461
                module_names.append(brdcfg)
1462
```

```
1463
               # 开始处理命令参数,参数有对应的执行函数,比如build参数就对应这里的cmd build函数,以此类推
1464
               ap = argparse.ArgumentParser()
1465
              sp = ap.add_subparsers(help='con
1466
1467
               #参数build对应执行的函数
1468
              def cmd build(args):
1469
                    prep_env (args.toolchain)
1470
                    for index, name in enumerate(board_names):
1472
                           if args.board == name:
1473
                                brdcfg = module names[index]
1474
                                # 来自Board(Config. py中的的oard类,USE_VERSION这个参数没有用到,不过Python可以增加新的成员在类实例中,只是最终似乎也没有用到
board = brdcfg.Board(# =前面的是BaseBoard类的成员,后面的是参数值
1475
                                                                      BUTLD ARCH
                                                                                                 = args.arch.upper(). \
1477
                                                                      RELEASE_MODE
                                                                                                 = args.release,
                                                                      NO OPT MODE
                                                                                                  = args.noopt.
1479
                                                                      FSPDEBUG_MODE
                                                                                                 = args.fspdebug,
1486
                                                                     USE_VERSION
                                                                                                  = args.usever,
                                                                     _PAYLOAD_NAME
_FSP_PATH_NAME
                                                                                                 = args.payload,
= args.fsppath,
1481
1482
1483
                                                                      KEY_GEN
                                                                                                 = args.kevgen
1484
1485
                                 os.environ['PLT_SOURCE'] = os.path.abspath (os.path.join (os.path.dirname (board_cfgs[index]), '../..'))
1486
                                 Build(board).build()
1487
1488
1489
               buildp = sp.add_parser('build', help='build SBL firmware')
1490
              buildp.add_argument('-r', '--release', action='store_true', help='Release build')
buildp.add_argument('-v', '--usever', action='store_true', help='Use board version file')
buildp.add_argument('-fp', dest='fsppath', type=str, help='FSP binary path relative to FspBin in Silicon folder', default='')
1491
1492
              buildp.add_argument('-fp', dest='fsppath', type=str, help='FsP binary path relative to FspBin in Silicon folder', default='')
buildp.add_argument('-fd', '--fspdebug', action='store_true', help='Use debug FSP binary')
buildp.add_argument('-a', '--arch', choices=['ia32', 'x64'], help='Specify the ARCh for build. Default is to build IA32 image.', default ='ia32')
buildp.add_argument('-no', '--noopt', action='store_true', help='No compile/link optimization for debugging purpose. Not enabled in Release build.')
buildp.add_argument('-p', '--payload', dest='payload', type=str, help='Payload file name', default ='OsLoader.efi')
buildp.add_argument('board', metavar='board', choices=board_names, help='Board Name (%s)' % ', '.join(board_names))
buildp.add_argument('-t', '--toolchain', dest='toolchain', type=str, default*, help='Perferred toolchain name')
buildp.add_argument('-t', '--toolchain', dest='toolchain', type=str, default*, help='Perferred toolchain name')
1493
1494
1495
1496
1497
1498
1499
              buildp.set defaults(func=cmd build)
1501
1502
               # 参数clean对应执行的函数
1503
               def cmd_clean(args):
                    workspace = os.environ['WORKSPACE']
sbl dir = os.environ['SBL SOURCE']
1504
                    sbl_dir = os.environ['S
dirs = ['Build', 'Conf']
files = [
1506
1507
1508
                           os.path.join (sbl_dir, 'BootloaderCorePkg/Stage1A/Ia32/Vtf0/Bin/ResetVector.ia32.raw'), os.path.join (sbl_dir, 'BootloaderCorePkg/Platform.dsc'),
1509
                           os.path.join (workspace, 'Report.log')
1511
1512
1513
                    if args.distclean
1514
                          dirs.extend ([
                                 'Outputs'
1516
1517
1518
                           files.extend ([
1519
                           ])
1520
1521
1522
                           dirpath = os.path.join (workspace, dir)
1523
                           print('Removing %s' % dirpath)
shutil.rmtree(dirpath, ignore_errors=True)
1524
1526
1527
                           if os.path.exists(file):
1528
                                 print('Removing %s' % file)
                                 os.remove(file)
1530
1531
                    if os.path.exists(os.path.join (sbl_dir, '.git')):
1532
                           cmd = 'git clean -xdf BaseTools
1533
                             a = subprocess.call(cmd.split(' '), cwd=sbl_dir)
                           if x: raise Exception ('Failed to run clean-up commands !')
1535
1536
                    print('Clean Done !')
1537
1538
               cleanp = sp.add_parser('clean', help='clean build dir')
               cleanp.add argument('-d'
                                                         '--distclean', action='store true', help='Distribution clean')
               cleanp.set_defaults(func=cmd_clean)
1540
1541
1542
               # 参数build dsc执行的主体
1543
               def cmd_build_dsc(args):
                    prep env (args.toolchain)
1545
1546
                     # Build a specified DSC file
1547
                     def_list = []
1548
                    if args.define is not None:
                           for each in args.define:
1550
                                def_list.extend (['-D', '%s' % each])
1551
1552
1553
                            "build" if os.name == 'posix' else "build.bat",
1554
                           "--platform", args.dsc,
"-b", 'RELEASE' if args.release else 'DEBUG',
1555
1556
                          "--arch", args.arch.upper(),
"--tagname", os.environ['TOOL_CHAIN'],
1557
1558
                                                str(multiprocessing.cpu_count()),
1559
                           ] + def_list
1560
1561
                    run_process (cmd_args)
1562
               build dscp = sp.add parser('build dsc', help='build a specified dsc file')
              build_dscp_add_argument('-r', '--release', action='store_true', help='Release build')
build_dscp_add_argument('-a', '--release', action='store_true', help='Release build')
build_dscp_add_argument('-a', '--arch', choices=['ia32', 'x64'], help='Specify the ARCH for build. Default is to build IA32 image.', default ='ia32')
build_dscp_add_argument('-d', '--define', action='append', help='Specify macros to be passed into DSC build')
build_dscp_add_argument('-p', '--dsc', type=str, required_True, help='Specify a DSC file path to build')
build_dscp_add_argument('-t', '--toolchain', dest='toolchain', type=str, default='', help='Perferred toolchain name')
1564
1565
1566
1567
1569
               build_dscp.set_defaults(func=cmd_build_dsc)
1570
1571
               args = ap.parse_args()
1572
              if len(args.__dict__) <= 1:
    # No arguments or subcommands were given.</pre>
1574
                     ap.print_help()
1575
                    ap.exit()
1576
1577
               args.func(args)
```

收起へ

about Careers Business Seeking Cooperation Coverage 400-660 kefu@csdn.net Customer 8:30-22:00 Sen/dc Customer 8:30-22:00 Sen/dc Customer 8:30-22:00 Sen/dc Commercial website registration Number ±1010502030143 Beijing ICP No. 19004658 Beijing Internet Publishing House [2020] No. 1039-165 Commercial website registration information Beijing Internet Begard and Harmful Information Reporting Center Parental Control Online 110 Alarm Service China Internet Reporting Center Promes Store Downdoad Account Management Specifications Copyright and Disclaimer Copyright Complaints Publication License Business license ©1999-2025 Beijing Innovation Lezhi Network Technology Co., Ltd.