


[UEFI Practice] Build Script BuildLoader.py in SlimBootloader

UEFI Development Basics ... This column includes this content

136 articles


Subscribe to our column

**摘要** This article introduces the key steps in the SlimBootloader build process, including the Python script BuildLoader.py, how it handles the build of BaseTools, configures environment variables, and creates the Conf directory. It also shows in detail how to handle BoardConfig files, set environment variables, and build component lists.

The summary is generated in C Know , supported by DeepSeek-R1 full version, go to experience>

Overview

The SlimBootloader build depends on the Python script BuildLaoder.py, which in turn depends on additional scripts located in BootloaderCorePkg\Tools, as shown below:



Code Description

The source code is listed directly here, and the description is added:

Python

AI generated projects

登录复制

run

```
1  #!/usr/bin/env python
2  ## @ BuildLoader.py
3  # Build bootloader main script
4  #
5  # Copyright (c) 2016 - 2021, Intel Corporation. All rights reserved.<BR>
6  # SPDX-License-Identifier: BSD-2-Clause-Patent
7
8  ##
9  # Import Modules
10 #
11 import os
12 import sys
13
14 # BootloaderCorePkg\Tools的绝对路径, 里面包含SBL需要使用的Python脚本
15 tool_dir = os.path.join(os.path.dirname (os.path.realpath(__file__)), 'BootloaderCorePkg', 'Tools')
16 # 为了不生成.pyc文件, 跟功能无关
17 sys.dont_write_bytecode = True
18 # 添加到环境变量, 这样SBL需要使用的Python脚本就可以直接访问了BuildUtility.py
19 sys.path.append (tool_dir)
20
21 import re
22 import errno
23 import shutil
24 import argparse
25 import subprocess
26 import multiprocessing
27 from ctypes import *
28 # 这里的BuildUtility就来自BootloaderCorePkg\Tools目录下的Python文件BuildUtility.py
29 from BuildUtility import *
30
31 import glob
32
33 # 检查是否有BaseTools, 如果没有就构建
34 def rebuild_basetools ():
35     exe_list = 'GenFfs GenFv GenFw GenSec Lz4Compress LzmaCompress'.split()
36     ret = 0
37     sblsource = os.environ['SBL_SOURCE'] # 在main()中设置, SBL根目录
38
39     if os.name == 'posix': # Linux
40         if not check_files_exist (exe_list, os.path.join(sblsource, 'BaseTools', 'Source', 'C', 'bin')):
41             ret = run_process ([ 'make', '-C', 'BaseTools' ])
42
43     elif os.name == 'nt': # Windows
44         # 如果没有构建工具 (就是exe_list定义的工具), 就创建
45         if not check_files_exist (exe_list, os.path.join(sblsource, 'BaseTools', 'Bin', 'Win32'), '.exe'):
46             print ("Could not find pre-built BaseTools binaries, try to rebuild BaseTools ...")
47             ret = run_process ([ 'BaseTools\\toolsetup.bat', 'forcerebuild' ])
48
49     if ret:
50         print ("Build BaseTools failed, please check required build environment and utilities !")
51         sys.exit(1)
52
53 # 创建Conf目录及其下文件
54 def create_conf (workspace, sbl_source):
55     # create conf and build folder if not exist
56     workspace = os.environ['WORKSPACE'] # 也在main()下设置, 值就是跟'SBL_SOURCE'一样, 都是SBL根目录
57     if not os.path.exists(os.path.join(workspace, 'Conf')):
58         os.makedirs(os.path.join(workspace, 'Conf')) # 创建Conf目录
59     for name in ['target', 'tools_def', 'build_rule']: # 拷贝基本配置文件
60         txt_file = os.path.join(workspace, 'Conf\\%.txt' % name)
61         if not os.path.exists(txt_file):
62             shutil.copy (
63                 os.path.join(sbl_source, 'BaseTools\\Conf\\%.template' % name),
64                 os.path.join(workspace, 'Conf\\%.txt' % name))
65
66 # 设置环境变量
```

```

70 # PATH
71 # PYTHONPATH
72 # EDK_TOOLS_PATH
73 # BASE_TOOLS_PATH
74 # CONF_PATH
75 # SBL_KEY_DIR
76 def prep_env (toolchain_preferred = ''):
77     sblsource = os.environ['SBL_SOURCE']
78     os.chdir(sblsource)
79
80     # Verify toolchains first
81     # 检测各类工具的版本是否满足要求
82     # 大致检测的内容:
83     # Checking Toolchain Versions...
84     # - C:\Python36\python.exe: Version 3.6.8 (>= 3.6.0) [PASS]
85     # - C:\Openssl\openssl.exe: Version 1.1.1h (>= 1.1.0g) [PASS]
86     # - C:\Nasm\nasm: Version 2.13.03 (>= 2.12.02) [PASS]
87     # - C:\ASL\iasl: Version 20210930 (>= 20160422) [PASS]
88     # - git: Version 2.21.0. (>= 2.20.0) [PASS]
89     # - vs: Version 2019 (>= 2015) [PASS]
90     verify_toolchains(toolchain_preferred)
91
92     # Update Environment vars
93     if os.name == 'nt':
94         os.environ['PATH'] = os.environ['PATH'] + ';' + os.path.join(sblsource, 'BaseTools', 'Bin', 'Win32')
95         os.environ['PATH'] = os.environ['PATH'] + ';' + os.path.join(sblsource, 'BaseTools', 'BinWrappers', 'WindowsLike')
96         os.environ['PYTHONPATH'] = os.path.join(sblsource, 'BaseTools', 'Source', 'Python')
97     else:
98         os.environ['PATH'] = os.environ['PATH'] + ':' + os.path.join(sblsource, 'BaseTools', 'BinWrappers', 'PosixLike')
99
100     os.environ['EDK_TOOLS_PATH'] = os.path.join(sblsource, 'BaseTools')
101     os.environ['BASE_TOOLS_PATH'] = os.path.join(sblsource, 'BaseTools')
102     os.environ['CONF_PATH'] = os.path.join(os.environ['WORKSPACE'], 'Conf')
103
104     if 'SBL_KEY_DIR' not in os.environ:
105         os.environ['SBL_KEY_DIR'] = os.path.join(sblsource, '..', 'SblKeys')
106
107     create_conf (os.environ['WORKSPACE'], sblsource) # 创建Conf目录
108
109     # Check if BaseTools has been compiled
110     rebuild_basetools () # 生成构建工具
111
112
113 # 返回所有的BoardConfig*.py文件(比如BoardConfig.py和BoardConfigOverride.py), 并放到board_cfgs中
114 # 注意返回的是绝对路径
115 # 下面是一种结果:
116 # [
117 # 'F:\Gitee\slimbootloader\Platform\ApolloLakeBoardPkg\BoardConfig.py',
118 # 'F:\Gitee\slimbootloader\Platform\CoffeeLakeBoardPkg\BoardConfig.py',
119 # 'F:\Gitee\slimbootloader\Platform\CometLakeBoardPkg\BoardConfig.py',
120 # 'F:\Gitee\slimbootloader\Platform\CometLakevBoardPkg\BoardConfig.py',
121 # 'F:\Gitee\slimbootloader\Platform\ElkhartLakeBoardPkg\BoardConfig.py',
122 # 'F:\Gitee\slimbootloader\Platform\QemuBoardPkg\BoardConfig.py',
123 # 'F:\Gitee\slimbootloader\Platform\QemuBoardPkg\BoardConfigOverride.py',
124 # 'F:\Gitee\slimbootloader\Platform\TigerLakeBoardPkg\BoardConfig.py'
125 # ]
126 def get_board_config_file (check_dir, board_cfgs):
127     # 指定platform_dir为根目录下的Platform目录, 正常情况下, SBL根目录下就有一个Platform目录
128     platform_dir = os.path.join (check_dir, 'Platform')
129     if not os.path.isdir (platform_dir):
130         if os.path.basename(check_dir) == 'Platform':
131             platform_dir = check_dir
132         else:
133             return
134     # 指定Platform目录下支持的所有平台
135     board_pkgs = os.listdir(platform_dir)
136     for pkg in board_pkgs:
137         # Allow files starting with 'BoardConfig' only
138         for cfgfile in glob.glob(os.path.join(platform_dir, pkg, 'BoardConfig*.py')):
139             # board_cfgs指定所有平台下的BoardConfig.py文件
140             board_cfgs.append(cfgfile)
141
142
143 # 单板基本配置项, 会写到Platform.dsc, 并最终在dsc中使用
144 class BaseBoard(object):
145     def __init__(self, *args, **kwargs):
146
147         # NOTE: Variables starting with '_' will not be exported to Platform.dsc
148
149
150         self.LOGO_FILE = 'Platform/CommonBoardPkg/Logo/Logo.bmp'
151
152         self._RSA_SIGN_TYPE = 'RSA2048'
153         self._SIGN_HASH = 'SHA2_256'
154         self._SIGN_HASH_TYPE = 'HASH_TYPE_VALUE[self._SIGN_HASH]'
155         self._SIGNING_SCHEME = 'RSA_PSS'
156
157         # Default key dir is set by SBL_KEY_DIR. _KEY_DIR is set to NULL.
158         self._KEY_DIR = ''
159         self._MASTER_PRIVATE_KEY = 'KEY_ID_MASTER' + '_' + self._RSA_SIGN_TYPE
160         self._CFGDATA_PRIVATE_KEY = 'KEY_ID_CFGDATA' + '_' + self._RSA_SIGN_TYPE
161         self._CONTAINER_PRIVATE_KEY = 'KEY_ID_CONTAINER' + '_' + self._RSA_SIGN_TYPE
162
163         self.KEY_GEN = 0
164
165         self.VERINFO_IMAGE_ID = 'SB_????'
166         self.VERINFO_PROJ_ID = 1
167         self.VERINFO_CORE_MAJOR_VER = 1
168         self.VERINFO_CORE_MINOR_VER = 0
169
170         self.VERINFO_PROJ_MAJOR_VER = 0
171         self.VERINFO_PROJ_MINOR_VER = 1
172         self.VERINFO_SVN = 1
173         self.VERINFO_BUILD_DATE = '01/01/2018'
174
175         self.LOWEST_SUPPORTED_FW_VER = 1
176
177         self.FLASH_BLOCK_SIZE = 0x1000
178         self.FLASH_LAYOUT_START = 0x100000000
179         self.FLASH_BASE = 0
180         self.FLASH_SIZE = 0
181
182         self.PCI_EXPRESS_BASE = 0xE0000000
183         self.ACPI_PM_TIMER_BASE = 0x0408
184         self.USB_KB_POLLING_TIMEOUT = 1
185

```

```

186 self.VERIFIED_BOOT_STAGE_1B = 0x0
187 self.BOOT_MEDIA_SUPPORT_MASK = 0xFFFFFFFF
188 self.FILE_SYSTEM_SUPPORT_MASK = 0x00000003
189 self.DEBUG_OUTPUT_DEVICE_MASK = 0x00000003
190 self.DEBUG_PORT_NUMBER = 0x00000002
191 self.CONSOLE_IN_DEVICE_MASK = 0x00000001
192 self.CONSOLE_OUT_DEVICE_MASK = 0x00000001
193
194 self.HAVE_VBT_BIN = 0
195 self.HAVE_FIT_TABLE = 0
196 self.HAVE_VERIFIED_BOOT = 0
197 self.HAVE_MEASURED_BOOT = 0
198 self.HAVE_FSP_BIN = 1
199 self.HAVE_ACPI_TABLE = 1
200 self.HAVE_PSD_TABLE = 0
201 self.HAVE_SEED_LIST = 0
202
203 self.FIT_ENTRY_MAX_NUM = 10
204
205 self.ENABLE_PCI_ENUM = 1
206 self.ENABLE_SMP_INIT = 1
207 self.ENABLE_FSP_LOAD_IMAGE = 0
208 self.ENABLE_SPLASH = 0
209 self.ENABLE_FRAMEBUFFER_INIT = 0
210 self.ENABLE_PRE_OS_CHECKER = 0
211 self.ENABLE_CRYPTO_SHA_OPT = IPP_CRYPTO_OPTIMIZATION_MASK['SHA256_V8']
212 self.ENABLE_FWU = 0
213 self.ENABLE_SOURCE_DEBUG = 0
214 self.ENABLE_GRUB_CONFIG = 0
215 self.ENABLE_SMBIOS = 0
216 self.ENABLE_LINUX_PAYLOAD = 0
217 self.ENABLE_CONTAINER_BOOT = 1
218 self.ENABLE_CSME_UPDATE = 0
219 self.ENABLE_EMMC_HS400 = 1
220 self.ENABLE_DMA_PROTECTION = 0
221 self.ENABLE_MULTI_USB_BOOT_DEV = 0
222 self.ENABLE_SBL_SETUP = 0
223 self.ENABLE_PAYLOAD_MODULE = 0
224 self.ENABLE_FAST_BOOT = 0
225 self.ENABLE_LEGACY_EF_SEG = 1
226 # 0: Disable 1: Enable 2: Auto (disable for UEFI payload, enable for others)
227 self.ENABLE_SMM_REBASE = 0
228
229 self.SUPPORT_ARI = 0
230 self.SUPPORT_SR_IOV = 0
231 self.SUPPORT_X2APIC = 0
232
233 self.BUILD_CSME_UPDATE_DRIVER = 0
234
235 self.CPU_MAX_LOGICAL_PROCESSOR_NUMBER = 16
236
237 self.ACM_SIZE = 0
238 self.DIAGNOSTICACM_SIZE = 0
239 self.UCODE_SIZE = 0
240 self.CFGDATA_SIZE = 0
241 self.MRCDATA_SIZE = 0
242 self.VARIABLE_SIZE = 0
243 self.UEFI_VARIABLE_SIZE = 0
244 self.FWUPDATE_SIZE = 0
245
246 self.SPI_IAS1_SIZE = 0
247 self.SPI_IAS2_SIZE = 0
248
249 self.KM_SIZE = 0x1000 # valid only if ACM_SIZE > 0
250 self.BPM_SIZE = 0x1000 # valid only if ACM_SIZE > 0
251 self.CFG_DATABASE_SIZE = 0
252
253 self.FSP_M_STACK_TOP = 0
254 self.STAGE1A_XIP = 1
255 self.STAGE1B_XIP = 1
256 self.STAGE1_STACK_BASE_OFFSET = 0
257 self.STAGE2_XIP = 0
258 self.STAGE2_LOAD_HIGH = 1
259 self.PAYLOAD_LOAD_HIGH = 1
260 self.PAYLOAD_EXE_BASE = 0x00800000
261
262 # 0: Direct access from flash
263 # other: Load image into memory address
264 self.PAYLOAD_LOAD_BASE = 0
265 self.FWUPDATE_LOAD_BASE = 0
266
267 # OS Loader FD/FV sizes
268 self.OS_LOADER_FD_SIZE = 0x0004E000
269
270 self.OS_LOADER_FD_NUMBLK = self.OS_LOADER_FD_SIZE // self.FLASH_BLOCK_SIZE
271
272 self.PLD_HEAP_SIZE = 0x02000000
273 self.PLD_STACK_SIZE = 0x00010000
274 self.PLD_RSVD_MEM_SIZE = 0x00004000
275
276 # These memory sizes need to be page aligned
277 self.LOADER_RSVD_MEM_SIZE = 0x0038C000
278 self.LOADER_ACPI_NVS_MEM_SIZE = 0x00008000
279 self.LOADER_ACPI_RECLAIM_MEM_SIZE = 0x00068000
280
281 self.CFGDATA_REGION_TYPE = FLASH_REGION_TYPE.BIOS
282
283 self.RELEASE_MODE = 0
284 self.NO_OPT_MODE = 0
285 self.FSPDEBUG_MODE = 0
286 self.MIN_FSP_REVISION = 0
287 self.FSP_IMAGE_ID = ''
288
289 self.TOP_SWAP_SIZE = 0
290 self.REDUNDANT_SIZE = 0
291
292 self._PAYLOAD_NAME = ''
293 self._FSP_PATH_NAME = ''
294 self._EXTRA_INC_PATH = []
295
296 self._PLATFORM_ID = None
297 self._MULTI_VBT_FILE = {}
298 self._CFGDATA_INT_FILE = []
299 self._CFGDATA_EXT_FILE = []
300
301 self.IPP_HASH_LIB_SUPPORTED_MASK = IPP_CRYPTO_ALG_MASK[self._SIGN_HASH]

```

```

302
303     self.HASH_STORE_SIZE         = 0x400    #Hash store size to be allocated in bootloader
304
305     self.PCI_MEM64_BASE         = 0
306     self.BUILD_ARCH             = 'IA32'
307     self.KEYH_SVN               = 0
308     self.CFGDATA_SVN           = 0
309
310     for key, value in list(kwargs.items()):
311         setattr(self, '%s' % key, value)
312
313
314 # 将构建操作作为一个类来处理
315 class Build(object):
316     # 构造函数, 初始化使用Build(board), board的类型是BaseBoard及其子类
317     def __init__(self, board):
318         self._toolchain          = os.environ['TOOL_CHAIN'] # 在BuildUtility.py中设置
319         self._workspace          = os.environ['WORKSPACE']
320         self._board              = board
321         self._image              = "SlimBootloader.bin"
322         self._arch               = board.BUILD_ARCH
323         self._target             = 'RELEASE' if board.RELEASE_MODE else 'NOOPT' if board.NO_OPT_MODE else 'DEBUG'
324         self._fsp_basename       = 'FspDbg' if board.FSPDEBUG_MODE else 'FspRel'
325         self._fv_dir             = os.path.join(self._workspace, 'Build', 'BootloaderCorePkg', '%s_%s' % (self._target, self._toolchain), 'FV')
326         self._key_dir            = self._board._KEY_DIR
327         self._img_list           = board.GetImageLayout()
328         # pld就是Payload, 如果没有指定payload参数, 则默认的值是OsLoader.efi
329         self._pld_list           = get_payload_list (board._PAYLOAD_NAME.split(';'))
330         self._comp_list          = []
331         self._region_list        = []
332
333     # enforce feature configs rules
334     if self._board.ENABLE_SBL_SETUP:
335         self._board.ENABLE_PAYLOAD_MODULE = 1
336     # Python可以增加新的成员在类实例中
337     if not hasattr(self._board, 'MICROCODE_INF_FILE'):
338         self._board.MICROCODE_INF_FILE = 'Silicon/%s/Microcode/Microcode.inf' % self._board.SILICON_PKG_NAME
339     if not hasattr(self._board, 'ACPI_TABLE_INF_FILE'):
340         self._board.ACPI_TABLE_INF_FILE = 'Platform/%s/AcpiTables/AcpiTables.inf' % self._board.BOARD_PKG_NAME
341
342     for stage in ['1A', '1B', '2']:
343         soc_inf = 'SOC_INIT_STAGE%s_LIB_INF_FILE' % stage
344         if not hasattr(self._board, soc_inf):
345             soc_init_lib = 'Silicon/%s/Library/Stage%sSocInitLib/Stage%sSocInitLib.inf' % (self._board.SILICON_PKG_NAME, stage, stage)
346             setattr(self._board, soc_inf, soc_init_lib)
347             brd_inf = 'BRD_INIT_STAGE%s_LIB_INF_FILE' % stage
348             if not hasattr(self._board, brd_inf):
349                 brd_init_lib = 'Platform/%s/Library/Stage%sBoardInitLib/Stage%sBoardInitLib.inf' % (self._board.BOARD_PKG_NAME, stage, stage)
350                 setattr(self._board, brd_inf, brd_init_lib)
351
352     if not hasattr(self._board, 'SOC_FWU_LIB_INF_FILE'):
353         self._board.SOC_FWU_LIB_INF_FILE = 'Silicon/%s/Library/FirmwareUpdateLib/FirmwareUpdateLib.inf' % self._board.SILICON_PKG_NAME
354
355 # BoardConfig.py中如果有定义PlatformBuildHook函数, 这会执行
356 def board_build_hook (self, phase):
357     if getattr(self._board, "PlatformBuildHook", None):
358         self._board.PlatformBuildHook (self, phase)
359
360 def update_fit_table (self):
361
362     if not self._board.HAVE_FIT_TABLE:
363         return
364
365     print('Updating FIT')
366     # self._fv_dir就是Build\BootloaderCorePkg\DEBUG_VS2019\FV (根据编译器可能会有不同)
367     # self._image就是SlimBootloader.bin
368     img_file = os.path.join (self._fv_dir, self._image)
369     fi = open(img_file, 'rb')
370     rom = bytearray(fi.read()) # 得到字节数组
371     fi.close()
372
373     # Find FIT pointer @ 0xFFFFF000
374     # FIT_ENTRY.FIT_OFFSET来自BootloaderCorePkg\Tools\IfwiUtility.py, 值是-40
375     fit_address = c_uint32.from_buffer(rom, len(rom) + FIT_ENTRY.FIT_OFFSET)
376     print(' FIT Address: 0x%08X' % fit_address.value)
377
378     # 如果支持ACM, 则地址必须是64字节对齐的
379     if self._board.ACM_SIZE > 0:
380         # Check FIT address alignment for 64 bytes if ACM is used
381         # because BIOS IBB segments base/size require 64 bytes alignment.
382         if fit_address.value & ~0x3F != fit_address.value:
383             raise Exception (' FIT address (0x%08X) is not 64-byte aligned' % fit_address.value)
384
385     # Check FIT address range
386     # 4G以下的BIOS基址. FIT地址从基址到4G之间
387     base = 0x100000000 - len(rom);
388     if (fit_address.value < base) or (fit_address.value > (base + len(rom))):
389         raise Exception(' FIT address (0x%08X) out of range' % fit_address.value)
390
391     # Check FIT signature
392     fit_offset = fit_address.value - base
393     fit_header = FIT_ENTRY.from_buffer(rom, fit_offset)
394     if fit_header.address != bytes_to_value (bytearray(FIT_ENTRY.FIT_SIGNATURE)):
395         raise Exception(' FIT signature not found')
396
397     num_fit_entries = 0
398     if self._board.UCODE_SIZE > 0:
399         ucode_base = self._board.UCODE_BASE
400         ucode_offset = ucode_base - base;
401         if (ucode_offset < 0):
402             raise Exception (' UCODE %s\n UCODE address (0x%08X) out of range' % (base, ucode_base))
403
404     # Collect all CPU uCode images
405     u_code_images = []
406     while ucode_offset < len(rom):
407         ucode_hdr = UCODE_HEADER.from_buffer(rom, ucode_offset)
408         if ucode_hdr.header_version == 1:
409             if ucode_hdr.total_size:
410                 ucode_size = ucode_hdr.total_size
411             else:
412                 ucode_size = 0x0800
413             u_code_images.append((ucode_offset, ucode_size))
414             ucode_offset += ucode_size
415             num_fit_entries += 1
416         else:
417             break

```

```

418
419 # Patch FIT with addresses of uCode images
420 for i in range(0, num_fit_entries):
421     fit_entry = FIT_ENTRY.from_buffer(rom, fit_offset + (i+1)*16)
422     # uCode Update
423     if len(u_code_images) > 0:
424         offset, size = u_code_images.pop(0)
425         fit_entry.set_values(base + offset, 0, 0x100, 0x1, 0)
426         print (' Patching entry %d with 0x%08X - uCode' % (i, fit_entry.address))
427     else:
428         print (' Nullifying unused uCode patch entry %d' % i)
429         fit_entry.type = 0x7f
430
431 if len(u_code_images) > 0:
432     raise Exception(' Insufficient uCode entries in FIT. Need %d more.' % len(u_code_images))
433
434 # ACM
435 if self._board.ACM_SIZE > 0:
436     fit_entry = FIT_ENTRY.from_buffer(rom, fit_offset + (num_fit_entries+1)*16)
437     fit_entry.set_values(self._board.ACM_BASE, 0, 0x100, 0x2, 0)
438     print (' Patching entry %d with 0x%08X:0x%08X - ACM' % (num_fit_entries, fit_entry.address, fit_entry.size))
439     num_fit_entries += 1
440
441 # Diagnostic ACM Fit entry should be in sequential order with/without BTG enabled
442 # Save the next FIT entry for Diagnostic ACM here and set it later below
443 if self._board.DIAGNOSTICACM_SIZE > 0:
444     diagnosticacm_index = num_fit_entries
445     num_fit_entries += 1
446
447 # BIOS Module (IBB segment 0): from FIT table end to 4GB
448 # Record it now and update later since the FIT size is unknown yet
449 patch_entry = num_fit_entries
450 num_fit_entries += 1
451
452 # BIOS Module (IBB segment 1): from Stage1A base to FIT table start
453 addr = self._board.STAGE1A_BASE
454 module_size = (fit_address.value - addr) >> 4
455 fit_entry = FIT_ENTRY.from_buffer(rom, fit_offset + (num_fit_entries+1)*16)
456 fit_entry.set_values(addr, module_size, 0x100, 0x7, 0)
457 print (' Patching entry %d with 0x%08X:0x%08X - BIOS Module(Stage1A base to FIT table start)' % (num_fit_entries, fit_entry.address, fit_entry.size))
458 num_fit_entries += 1
459
460 # BIOS Module (IBB segment 2): full Stage1B
461 addr = self._board.STAGE1B_BASE
462 module_size = self._board.STAGE1B_SIZE >> 4
463 fit_entry = FIT_ENTRY.from_buffer(rom, fit_offset + (num_fit_entries+1)*16)
464 fit_entry.set_values(addr, module_size, 0x100, 0x7, 0)
465 print (' Patching entry %d with 0x%08X:0x%08X - BIOS Module(Stage1B)' % (num_fit_entries, fit_entry.address, fit_entry.size))
466 num_fit_entries += 1
467
468 # KM
469 addr = self._board.ACM_BASE + self._board.ACM_SIZE - (self._board.KM_SIZE + self._board.BPM_SIZE)
470 fit_entry = FIT_ENTRY.from_buffer(rom, fit_offset + (num_fit_entries+1)*16)
471 fit_entry.set_values(addr, self._board.KM_SIZE, 0x100, 0xb, 0)
472 print (' Patching entry %d with 0x%08X:0x%08X - KM' % (num_fit_entries, fit_entry.address, fit_entry.size))
473 num_fit_entries += 1
474
475 # BPM
476 addr = self._board.ACM_BASE + self._board.ACM_SIZE - self._board.BPM_SIZE
477 fit_entry = FIT_ENTRY.from_buffer(rom, fit_offset + (num_fit_entries+1)*16)
478 fit_entry.set_values(addr, self._board.BPM_SIZE, 0x100, 0xc, 0)
479 print (' Patching entry %d with 0x%08X:0x%08X - BPM' % (num_fit_entries, fit_entry.address, fit_entry.size))
480 num_fit_entries += 1
481
482 # Patch the entry 'FIT table end to 4GB' since FIT table size is known now
483 # The size of the FIT table end address needs to be adjusted to align with 64
484 # bytes so that IBB segment start address is 64 byte aligned as per required.
485 addr = fit_address.value + (num_fit_entries + 1) * 16
486 addr = (addr + 0x3f) & 0xffffffffc0
487 module_size = (0x100000000 - addr) >> 4
488 fit_entry = FIT_ENTRY.from_buffer(rom, fit_offset + (patch_entry+1)*16)
489 fit_entry.set_values(addr, module_size, 0x100, 0x7, 0)
490 print (' Patching entry %d with 0x%08X:0x%08X - BIOS Module(FIT table end to 4GB)' % (patch_entry, fit_entry.address, fit_entry.size))
491
492 else :
493     if self._board.DIAGNOSTICACM_SIZE > 0:
494         diagnosticacm_index = num_fit_entries
495         num_fit_entries += 1
496
497         addr = fit_address.value + (num_fit_entries + 1) * 16
498
499 # Add Diagnostic ACM with the reserved fit entry saved
500 if self._board.DIAGNOSTICACM_SIZE > 0:
501     fit_entry = FIT_ENTRY.from_buffer(rom, fit_offset + (diagnosticacm_index+1)*16)
502     fit_entry.set_values(self._board.DIAGNOSTICACM_BASE, self._board.DIAGNOSTICACM_SIZE, 0x100, 0x3, 0)
503     print(' Patching entry %d with 0x%08X:0x%08X - Diagnostic ACM' % (diagnosticacm_index, fit_entry.address, fit_entry.size))
504
505 # Check FIT length
506 spaceleft = addr - (fit_address.value + fit_header.size)
507 if spaceleft > 0:
508     raise Exception(' Insufficient FIT entries in FIT table, need %d more entries !' % ((spaceleft + 15) // 16))
509
510 print (' FIT %d entries added' % num_fit_entries)
511
512 # Update FIT checksum
513 print(' Updating Checksum')
514 fit_header.size = num_fit_entries + 1
515 fit_header.type = 0x80 # Valid checksum
516 fit_header.version = 0x0100
517 fit_header.checksum = 0
518 fit_sum = sum(rom[fit_offset:fit_offset+fit_header.size*16])
519 fit_header.checksum = (0 - fit_sum) & 0xff
520 fit_data = rom[fit_offset:fit_offset+fit_header.size*16]
521
522 fo = open(img_file, 'r+b')
523
524 fo.seek(fit_offset)
525 fo.write(fit_data)
526
527 if self._board.REDUNDANT_SIZE != 0:
528     # Update FIT table in STAGE1A_B
529     print('Updating FIT in STAGE1A_B')
530     fit_offset -= self._board.TOP_SWAP_SIZE
531     rom[fit_offset:fit_offset+fit_header.size*16] = fit_data
532
533     # Update components base in Fit table.
534

```

```

534         fit_data = rom[fit_offset:fit_offset+fit_header.size*16]
535     for i in range(0, num_fit_entries):
536         fit_entry = FIT_ENTRY.from_buffer(fit_data, (i+1)*16)
537         if (0x100000000 - fit_entry.address) > self._board.TOP_SWAP_SIZE * 2:
538             fit_entry.address -= self._board.REDUNDANT_SIZE
539             print(' Patching entry %d from 0x%08X with 0x%08X size:0x%08X ' %
540                   (i, fit_entry.address + self._board.REDUNDANT_SIZE, fit_entry.address, fit_entry.size))
541         fit_header = FIT_ENTRY.from_buffer(fit_data)
542         fit_header.checksum = 0
543         fit_sum = sum(fit_data)
544         fit_header.checksum = (0 - fit_sum) & 0xff
545         fo.seek(fit_offset)
546         fo.write(fit_data)
547
548     fo.close()
549
550
551 def update_hash_table(self, img_file):
552
553     if not self._board.HAVE_VERIFIED_BOOT:
554         return
555
556     print('Updating HashStore %s' % os.path.basename(img_file))
557
558     fi = open(img_file, 'rb')
559     stage1_bins = bytearray(fi.read())
560     fi.close()
561
562     hs_offset = stage1_bins.find(HashStoreTable.HASH_STORE_SIGNATURE)
563     if hs_offset < 0:
564         raise Exception("HashStoreTable not found in '%s'!" % os.path.basename(img_file))
565
566     comp_name, part_name = get_redundant_info(img_file)
567     if part_name:
568         part_name = '_' + part_name
569
570     hash_file_list = [
571         ('STAGE1B%s.hash' % part_name, HASH_USAGE['STAGE_1B']),
572         ('STAGE2.hash', HASH_USAGE['STAGE_2']),
573         ('PAYLOAD.hash', HASH_USAGE['PAYLOAD']),
574     ]
575     if self._board.ENABLE_FWU:
576         hash_file_list.append(('FWUPDATE.hash', HASH_USAGE['PAYLOAD_FWU']))
577
578     hash_file_list.append(('MSTKEY.hash', HASH_USAGE['PUBKEY_MASTER']))
579
580     if len(hash_file_list) > HashStoreTable.HASH_STORE_MAX_IDX_NUM:
581         raise Exception('Insufficient hash entries !')
582
583     hash_idx = 0
584     hash_store = HashStoreTable.from_buffer(stage1_bins, hs_offset)
585     hash_len = HASH_DIGEST_SIZE * HASH_VAL_STRING(self._board.SIGN_HASH_TYPE)
586     hash_store_data_buf = bytearray()
587     hash_store.UsedLength = sizeof(HashStoreTable())
588     for hash_file, usage in hash_file_list:
589         # If the hash verification is not required for certain stage, skip it
590         if hash_file == 'PLDDYN':
591             hash_data = bytearray(b'\x00' * hash_len)
592         else:
593             src_path = os.path.join(self._fv_dir, hash_file)
594             if not os.path.exists(src_path):
595                 raise Exception("Hash data file '%s' not found !" % hash_file)
596             fh = open(src_path, 'rb')
597             hash_data = bytearray(fh.read())
598             fh.close()
599             if hash_len != len(hash_data):
600                 raise Exception("Hash data file '%s' length is incorrect !" % hash_file)
601
602             # update hash data
603             hashstoredata = HashStoreData()
604             hashstoredata.Usage = usage
605             hashstoredata.HashAlg = self._board.SIGN_HASH_TYPE
606             hashstoredata.DigestLen = hash_len
607
608             hash_store.UsedLength += hash_len + sizeof(HashStoreData())
609
610             #Append hash store data entries
611             hash_store_data_buf = hash_store_data_buf + bytearray(hashstoredata) + hash_data
612             print(' Update HashStore entry %d with file %s' % (hash_idx, hash_file))
613             hash_idx += 1
614
615     #Update Hash store Table
616     fo = open(img_file, 'r+b')
617     fo.seek(hs_offset)
618     fo.write(hash_store)
619     #Update Hash store data
620     fo.seek(hs_offset + sizeof(hash_store))
621     fo.write(hash_store_data_buf)
622     fo.close()
623
624
625 def update_component_list(self):
626
627     def process_image_list(idx, offset):
628
629         region_name, part_name = get_redundant_info(img_list[idx][0])
630         redundant = True if part_name == 'B' else False
631
632         flags = 0
633         if redundant:
634             flags |= FLASH_MAP.FLASH_MAP_DESC_FLAGS['BACKUP']
635         if region_name in ['TOP_SWAP', 'REDUNDANT', 'NON_REDUNDANT', 'NON_VOLATILE']:
636             flags |= FLASH_MAP.FLASH_MAP_DESC_FLAGS[region_name]
637
638         oldidx = len(comp_list)
639         parent_size = getattr(self._board, '%s_SIZE' % region_name, 0)
640         remaining_size = parent_size
641         for comp in img_list[idx][1]:
642             if comp[3] & STITCH_OPS.MODE_FILE_IGNORE:
643                 continue
644             compress = FLASH_MAP.FLASH_MAP_DESC_FLAGS['COMPRESSED'] if comp[1] else 0
645             if comp[0] in region_name_list:
646                 idx = region_name_list.index(comp[0])
647                 region_size = process_image_list(idx, offset)
648                 region_list.append({'name': comp[0], 'offset': offset, 'size': region_size})
649                 offset += region_size

```

```

651         else:
652             comp_list.append ({'name':comp[0], 'size':comp[2], 'flag':flags | compress})
653             remaining_size -= comp[2]
654
655         if remaining_size > 0:
656             comp_node = find_component_in_image_list (img_list[idx][0], img_list)
657             pos = STITCH_OPS.MODE_POS_HEAD if comp_node is None else comp_node[4]
658             comp = {'name': 'EMPTY.bin', 'size': remaining_size, 'flag': flags}
659             if pos == STITCH_OPS.MODE_POS_HEAD:
660                 comp_list.insert (olddidx, comp)
661             else:
662                 comp_list.append (comp)
663         elif remaining_size < 0:
664             if parent_size == 0:
665                 parent_size = -remaining_size
666             else:
667                 raise Exception ('Insufficient space, please adjust %s_SIZE (0x%X more is required) !' % (region_name, -remaining_size))
668
669         return parent_size
670
671     # Create component list and update base and offset
672     img_list = self._img_list
673     region_name_list = [img[0] for img in img_list]
674     comp_list = []
675     region_list = []
676
677     try:
678         master_name = self._image
679         master_idx = region_name_list.index(master_name)
680         process_image_list (master_idx, 0)
681         image_size = sum (comp['size'] for comp in comp_list)
682         image_base = self._board.FLASH_LAYOUT_START - image_size
683         image_offs = 0
684         for comp in comp_list:
685             comp['bname'] = get_redundant_info (comp['name'])[0]
686             comp['offset'] = image_offs
687             comp['base'] = image_base + image_offs
688             image_offs += comp['size']
689
690         for rgn in region_list:
691             rgn['base'] = image_base + rgn['offset']
692
693     except ValueError:
694         print("Warning: No '%s' component in image list !" % master_name)
695
696     #print_component_list (comp_list)
697
698     self._comp_list = comp_list
699     self._region_list = region_list
700
701 def patch_stages (self):
702
703     print('Patching STAGE1A')
704     extra_cmd = [
705         "STAGE1A:STAGE1A",
706         "0xFFFFFFFF, _BASE_STAGE1A_, @Patch BFV",
707         "_OFFS_STAGE1A_, Stage1A:_ModuleEntryPoint, @Patch Stage1A Entry",
708         "_OFFS_STAGE1A_+4, Stage1A:BASE, @Patch Module Base",
709         "<Stage1A:__gPcd_BinaryPatch_PcdVerInfoBase>, {3473A022-C3C2-4964-B309-22B3DFB0B6CA:0x1C}, @Patch VerInfo",
710         "<Stage1A:__gPcd_BinaryPatch_PcdFileDataBase>, {EFAC3859-B680-4232-A159-F886F2AE0B83:0x1C}, @Patch PcdBase"
711     ]
712
713     if self._arch == 'X64':
714         # Find signature at top 4KB
715         vtf_patch_data_base = get_vtf_patch_base (os.path.join(self._fv_dir, 'STAGE1A.fd'))
716         page_table_len = 0x8000
717         if self._board.STAGE1_DATA_SIZE < page_table_len:
718             raise Exception ("STAGE1_DATA_SIZE is too small to build x64 page table, "
719                             "it requires at least 0x%X !" % page_table_len)
720         page_tbl_off = self._board.STAGE1_STACK_BASE_OFFSET + self._board.STAGE1_STACK_SIZE + \
721             self._board.STAGE1_DATA_SIZE - page_table_len
722         extra_cmd.extend ([
723             "0x%08X, 0x%08X, @Page Table Offset" % (vtf_patch_data_base + 0x00, page_tbl_off),
724             "0x%08X, _BASE_STAGE1A_ - _OFFS_STAGE1A_, @FSP-T Base" % (vtf_patch_data_base + 0x04),
725             "0x%08X, Stage1A:_TempRamInitParams, @FSP-T UPD" % (vtf_patch_data_base + 0x0C),
726         ])
727
728     extra_cmd.append (
729         "0xFFFFFFFF, {3CEA8EF3-95FC-476F-ABA5-7EC5DFA1D77B:0x1C}, @Patch FlashMap",
730     )
731
732     if self._board.HAVE_FIT_TABLE:
733         if self._board.ACM_SIZE > 0:
734             extra_cmd.append (
735                 "0xFFFFFFFF, ({CD17FF5E-7731-4D16-8441-FC7A113C392F:0x1C} + 0x3F) & ~0x3F, @FIT table"
736             )
737         else:
738             extra_cmd.append (
739                 "0xFFFFFFFF, {CD17FF5E-7731-4D16-8441-FC7A113C392F:0x1C}, @FIT table"
740             )
741             extra_cmd.extend ([
742                 "<[0xFFFFFFFFC0]>+0, 0x5449465F, @FIT Signature Low",
743                 "<[0xFFFFFFFFC0]>+4, 0x2020205F, @FIT Signature High",
744                 "<[0xFFFFFFFFC0]>+8, [CD17FF5E-7731-4D16-8441-FC7A113C392F:0x18] & 0xFFFFFFFF, @FIT FFS section length",
745                 "<[0xFFFFFFFFC0]>+8, [CD17FF5E-7731-4D16-8441-FC7A113C392F:0x1C] + [[0xFFFFFFFFC0] + 8] - [0xFFFFFFFFC0], @FIT table max length",
746             ])
747
748     if self._board.HAVE_VERIFIED_BOOT:
749         extra_cmd.append (
750             "<Stage1A:__gPcd_BinaryPatch_PcdHashStoreBase>, {18EDB1DF-1DBE-4EC5-8E26-C44808B546E1:0x1C}, @Patch HashStore",
751         )
752     patch_fv(self._fv_dir, *extra_cmd)
753
754     print('Patching STAGE1B')
755     patch_fv(
756         self._fv_dir,
757         "STAGE1B:STAGE1B",
758         "_OFFS_STAGE1B_, Stage1B:_ModuleEntryPoint, @Patch Stage1B Entry",
759         "_OFFS_STAGE1B_+4, Stage1B:BASE, @Patch Stage1B Base",
760         "<Stage1B:__gPcd_BinaryPatch_PcdCfgDataIntBase>, {01E6CD0-4B34-4C7E-BCFE-41DFB88A6A6D:0x1C}, @Patch Internal CfgDataBase"
761     )
762
763     print('Patching STAGE2')
764     extra_cmd = []
765     if self._board.HAVE_VBT_BIN:
766         extra_cmd.append (

```

```

765         "<Stage2: __gPcd_BinaryPatch_PcdGraphicsVbtAddress>, {E08CA6D5-8D02-43AE-ABB1-952CC787C933:0x1C}, @Patch VBT"
766     )
767 if self._board.HAVE_ACPI_TABLE:
768     extra_cmd.append (
769         "<Stage2: __gPcd_BinaryPatch_PcdAcpiTablesAddress>, {7E374E25-8E01-4FEE-87F2-390C23C606CD:0x1C}, @Patch ACPI",
770     )
771 if self._board.ENABLE_SPLASH:
772     extra_cmd.append (
773         "<Stage2: __gPcd_BinaryPatch_PcdSplashLogoAddress>, {5E2D3BE9-AD72-4D1D-AAD5-6B08AF921590:0x1C}, @Patch Logo",
774     )
775 patch_fv(
776     self._fv_dir,
777     "STAGE2:STAGE2",
778     "_OFFS_STAGE2_", Stage2: _ModuleEntryPoint, @Patch Stage2 Entry",
779     "_OFFS_STAGE2_+4", Stage2: BASE, @Patch Stage2 Base",
780     *extra_cmd
781 )
782
783
784
785
786 # 自动生成dsc文件, 生成的主要是Platform.dsc文件
787 def create_dsc_inc_file (self, file):
788     lines = []
789
790     lines.append('%s\n' % AUTO_GEN_DSC_HDR) # 一些注释的头部, 用来说明不要自动生成文件
791     lines.append('# Platform specific macro definitions\n')
792     lines.append('[Defines]\n')
793     # vars()函数返回BaseBoard对象的属性及其值, 是一个字典
794     for attr in sorted(vars(self._board)):
795         # 开头的属性不管
796         if attr.startswith('_'):
797             continue
798         value = getattr(self._board, attr)
799         if type(value) is not str:
800             if value == 0 or value == 1:
801                 value = '0x%x' % value
802             else:
803                 value = '0x%08X' % value
804             lines.append('    DEFINE %-24s = %s\n' % (attr, value))
805
806 if getattr(self._board, "GetPlatformDsc", None):
807     dsc_dict = self._board.GetPlatformDsc()
808
809     # add extra include searching path
810     if len(self._board._EXTRA_INC_PATH) > 0:
811         inc_dir = []
812         for each in self._board._EXTRA_INC_PATH:
813             inc_dir.append(('!$(WORKSPACE)/%s' % each).replace('/', os.sep))
814         dsc_dict['BuildOptions.Common.EDKII'] = ['*_*_CC_FLAGS = ' + ' '.join(inc_dir)]
815
816     for sect in dsc_dict:
817         lines.append('\n# Platform specific sections\n')
818         lines.append('%s\n' % sect)
819         for line in dsc_dict[sect]:
820             lines.append('    %s\n' % line)
821         lines.append('\n')
822
823 elif getattr(self._board, "GetDscLibrarys", None):
824     # Deprecated, please use GetPlatformDsc instead
825     libsdict = self._board.GetDscLibrarys()
826     for arch in libsdict:
827         lines.append('\n# Platform specific libraries\n')
828         lines.append('[LibraryClasses.%s]\n' % arch)
829         for lib in libsdict[arch]:
830             lines.append('    %s\n' % lib)
831         lines.append('\n')
832
833 update = True
834 text = ''.join(lines)
835 # 如果原本就存在, 可以不更新
836 if os.path.exists(file):
837     old_text = get_file_data (file, 'r')
838     if text == old_text:
839         update = False
840
841 if update:
842     open (file, 'w').write(text)
843
844
845 def create_platform_vars (self):
846     for comp in self._comp_list: # FLASH_MAP是定义在IfwiUtility.py中的类
847         if comp['flag'] & FLASH_MAP.FLASH_MAP_DESC_FLAGS['BACKUP'] or comp['bname'] == 'EMPTY':
848             continue
849         setattr(self._board, '%s_BASE' % comp['bname'], comp['base'])
850
851 image_base = self._board.FLASH_LAYOUT_START
852 for idx, comp_name in enumerate(['STAGE1A', 'STAGE1B', 'STAGE2']):
853     if not hasattr(self._board, '%s_BASE' % comp_name):
854         image_base -= getattr(self._board, '%s_SIZE' % comp_name)
855         if idx > 0:
856             image_base &= ~0xFFFFF
857         setattr(self._board, '%s_BASE' % comp_name, image_base)
858
859 if getattr(self._board, '%s_XIP' % comp_name) or comp_name == 'STAGE1A':
860     setattr(self._board, '%s_FD_SIZE' % comp_name, getattr(self._board, '%s_SIZE' % comp_name))
861     setattr(self._board, '%s_FD_BASE' % comp_name, getattr(self._board, '%s_BASE' % comp_name))
862
863 if getattr(self._board, '%s_XIP' % comp_name):
864     setattr(self._board, '%s_LOAD_BASE' % comp_name, getattr(self._board, '%s_BASE' % comp_name))
865 else:
866     var_name = '%s_LOAD_BASE' % comp_name
867     if not hasattr(self._board, var_name):
868         setattr(self._board, var_name, getattr(self._board, '%s_BASE' % comp_name))
869     for var in ['%s_FD_SIZE', '%s_FD_BASE', '%s_LOAD_BASE']:
870         var_name = var % comp_name
871         if not hasattr(self._board, var_name):
872             raise Exception ('%s needs to be defined' % var_name)
873
874 fd_size = getattr(self._board, '%s_FD_SIZE' % comp_name)
875 setattr(self._board, '%s_FD_NUMBLK' % comp_name, fd_size // self._board.FLASH_BLOCK_SIZE)
876
877 pld_list = ['PAYLOAD']
878 if self._board.ENABLE_FWU:
879     pld_list.append ('FWUPDATE')
880 for pld in pld_list:
881     if not hasattr(self._board, '%s_LOAD_BASE' % pld):
882         if not hasattr(self._board, '%s_BASE' % pld):

```



```

883         raise Exception ('%s_BASE or %s_LOAD_BASE needs to be defined !' % (pld, pld))
884         setattr(self._board, '%s_LOAD_BASE' % pld, getattr(self._board, '%s_BASE' % pld))
885
886     setattr(self._board, 'FSP_T_OFFSET'          , 0)
887     setattr(self._board, 'STAGE1A_FV_OFFSET'      , getattr(self._board, 'FSP_T_OFFSET')      + getattr(self._board, 'FSP_T_SIZE'))
888     setattr(self._board, 'STAGE1A_FV_SIZE'        , getattr(self._board, 'STAGE1A_FD_SIZE') - getattr(self._board, 'FSP_T_SIZE'))
889     setattr(self._board, 'STAGE1B_FV_OFFSET'      , 0)
890     setattr(self._board, 'STAGE1B_FV_SIZE'        , getattr(self._board, 'STAGE1B_FD_SIZE') - getattr(self._board, 'FSP_M_SIZE'))
891     setattr(self._board, 'STAGE2_FV_OFFSET'      , 0)
892     setattr(self._board, 'STAGE2_FV_SIZE'        , getattr(self._board, 'STAGE2_FD_SIZE') - getattr(self._board, 'FSP_S_SIZE'))
893     setattr(self._board, 'FSP_S_OFFSET'          , getattr(self._board, 'STAGE2_FV_OFFSET') + getattr(self._board, 'STAGE2_FV_SIZE'))
894     setattr(self._board, 'FSP_M_OFFSET'          , getattr(self._board, 'STAGE1B_FV_OFFSET') + getattr(self._board, 'STAGE1B_FV_SIZE'))
895     setattr(self._board, 'FSP_T_BASE'            , getattr(self._board, 'STAGE1A_FD_BASE') + getattr(self._board, 'FSP_T_OFFSET'))
896     setattr(self._board, 'FSP_M_BASE'            , getattr(self._board, 'STAGE1B_FD_BASE') + getattr(self._board, 'FSP_M_OFFSET'))
897     setattr(self._board, 'FSP_S_BASE'            , getattr(self._board, 'STAGE2_FD_BASE') + getattr(self._board, 'FSP_S_OFFSET'))
898
899     for stage_c, fsp_c in (('1A', 'T'), ('1B', 'M'), ('2', 'S')):
900         fv_size = getattr(self._board, 'STAGE%s_FV_SIZE' % stage_c)
901         if fv_size < 0:
902             raise Exception ('STAGE%s_FD_SIZE is too small, please adjust it to be at least 0x%x in BoardConfig.py !' %
903                               (stage_c, getattr(self._board, 'FSP_%s_SIZE' % fsp_c)))
904
905     if getattr(self._board, 'FLASH_SIZE') == 0:
906         if not hasattr(self._board, 'SLIMBOOTLOADER_SIZE'):
907             raise Exception ('FLASH_SIZE needs to be defined !')
908         else:
909             setattr(self._board, 'FLASH_SIZE' , getattr(self._board, 'SLIMBOOTLOADER_SIZE'))
910     setattr(self._board, 'FLASH_BASE' , 0x100000000 - getattr(self._board, 'FLASH_SIZE'))
911
912     if getattr(self._board, 'ACM_SIZE') > 0:
913         acm_base = getattr(self._board, 'ACM_BASE')
914         if acm_base & 0x7FFF:
915             raise Exception ('ACM base[FSP-T+CAR:0x%x] must be 32KB aligned!' % acm_base)
916
917     if getattr(self._board, 'DIAGNOSTICACM_SIZE') > 0:
918         diagnosticacm_base = getattr(self._board, 'DIAGNOSTICACM_BASE')
919         if diagnosticacm_base & 0x0FFF:
920             raise Exception ('Diagnostic ACM base[FSP-T+CAR:0x%x] must be 4KB aligned!' % diagnosticacm_base)
921
922     # Generate Pci Enum Policy Info
923     pci_enum_policy_list = [
924         'DOWNGRADE_I032',
925         'DOWNGRADE_MEM64',
926         'DOWNGRADE_PMEM64',
927         'DOWNGRADE_BUS0',
928         'FLAG_ALLOC_PMEM_FIRST',
929         'BUS_SCAN_TYPE',
930         'BUS_SCAN_ITEMS'
931     ]
932     pci_enum_policy_dict = {}
933     for policy_list in pci_enum_policy_list:
934         policy_name = '_PCI_ENUM_%s' % policy_list
935         policy_value = None
936         if not hasattr(self._board, policy_name):
937             if policy_list == 'BUS_SCAN_ITEMS':
938                 policy_value = '0'
939             elif 'DOWNGRADE' in policy_list:
940                 policy_value = 1
941             else:
942                 policy_value = 0
943         else:
944             policy_value = getattr(self._board, policy_name)
945         pci_enum_policy_dict[policy_list] = policy_value
946     self._board.PCI_ENUM_POLICY_INFO = gen_pci_enum_policy_info(pci_enum_policy_dict)
947
948     def create_redundant_components (self):
949         if self._board.REDUNDANT_SIZE == 0:
950             return
951
952         print("Generating redundant components")
953
954         shutil.copy(
955             os.path.join(self._fv_dir, 'STAGE1A.fd'),
956             os.path.join(self._fv_dir, 'STAGE1A_A.fd'))
957
958         shutil.copy(
959             os.path.join(self._fv_dir, 'STAGE1A.fd'),
960             os.path.join(self._fv_dir, 'STAGE1A_B.fd'))
961
962         # Patch flashmap to indicate boot parititon
963         fo = open(os.path.join(self._fv_dir, 'STAGE1A_B.fd'), 'r+b')
964         bins = bytearray(fo.read())
965         fmapoff = bytes_to_value(bins[-8:-4]) - bytes_to_value(bins[-4:]) + self._board.STAGE1A_FV_OFFSET
966         fmaphdr = FLASH_MAP.from_buffer (bins, fmapoff)
967         if fmaphdr.sig != FLASH_MAP.FLASH_MAP_SIGNATURE:
968             raise Exception ('Failed to locate flash map in STAGE1A_B.fd !')
969         fmaphdr.attributes |= fmaphdr.FLASH_MAP_ATTRIBUTES['BACKUP_REGION']
970         fo.seek(fmapoff)
971         fo.write(fmaphdr)
972
973         # Patch microcode base in FSP-T UPD
974         if self._board.HAVE_FSP_BIN and self._board.TOP_SWAP_SIZE > 0:
975             fspt_bin = os.path.join(self._fv_dir, 'FSP_T.bin')
976             upd_sig = get_fsp_upd_signature (fspt_bin)
977             upd_off = bins.find (upd_sig, self._board.STAGE1A_FV_OFFSET)
978             if upd_off < 0:
979                 raise Exception ('Could not find FSP-T UPD signatures in STAGE1A_B.fd !')
980             if bins.find (upd_sig, upd_off + 1) > 0:
981                 raise Exception ('Found multiple FSP-T UPD signatures in STAGE1A_B.fd !')
982             ucode_upd_off = upd_off + 0x20
983             ucode_base = bytes_to_value (bins[ucode_upd_off + 0 : ucode_upd_off + 4])
984             if ucode_base == 1:
985                 # APL/QEMU FSP-T UPD has revision 1 format
986                 ucode_upd_off = upd_off + 0x24
987                 ucode_base = bytes_to_value (bins[ucode_upd_off + 0 : ucode_upd_off + 4])
988                 ucode_size = bytes_to_value (bins[ucode_upd_off + 4 : ucode_upd_off + 8])
989                 if ucode_size > 0 and ucode_base > 0:
990                     if ucode_base != self._board.UCODE_BASE:
991                         raise Exception ('Incorrect microcode region base in FSP-T UPD parameter !')
992                     if ucode_base < 0x100000000 - self._board.TOP_SWAP_SIZE * 2:
993                         # Microcode is located outside of top swap region, patch it
994                         ucode_base -= self._board.REDUNDANT_SIZE
995                         print ('Patching UCODE base in FSP-T UPD parameter to 0x%08X for STAGE1A_B.fd' % ucode_base)
996                         fo.seek (ucode_upd_off)
997                         fo.write (value_to_bytes (ucode_base, 4))
998

```

```

999         fo.close()
1000
1001     # Stage 1B_B will be created during rebasing
1002     shutil.copy(
1003         os.path.join(self._fv_dir, 'STAGE1B.fd'),
1004         os.path.join(self._fv_dir, 'STAGE1B_A.fd'))
1005
1006     stagelb_path = os.path.join(self._fv_dir, 'STAGE1B.fd')
1007     stagelb_b_path = os.path.join(self._fv_dir, 'STAGE1B_B.fd')
1008
1009     if self._board.STAGE1B_XIP:
1010         # Rebase stagelb.fd
1011         print("Rebasing STAGE1B_B")
1012         rebase_stage(stagelb_path, stagelb_b_path, -self._board.REDUNDANT_SIZE)
1013
1014     # rebase FSPM in Stage1B and update stage1B hash in key store
1015     if self._board.HAVE_FSP_BIN:
1016         fsp_path = os.path.join(self._fv_dir, 'Fsp.bin')
1017         rebase_fsp(fsp_path, self._fv_dir, self._board.FSP_T_BASE, self._board.FSP_M_BASE - self._board.REDUNDANT_SIZE, self._board.FSP_S_BASE)
1018         split_fsp(fsp_path, self._fv_dir)
1019
1020     # write rebased fspm to second firmware
1021     di = open(os.path.join(self._fv_dir, 'FSP_M.bin'), 'rb').read()
1022     fo = open(stagelb_b_path, 'r+b')
1023     fo.seek(self._board.FSP_M_OFFSET)
1024     fo.write(di)
1025     fo.close()
1026
1027     else:
1028         shutil.copy(stagelb_path, stagelb_b_path)
1029
1030 def create_bootloader_image(self, layout_name):
1031
1032     layout_file = open(os.path.join(self._fv_dir, layout_name), 'w')
1033     layout_file.write("BOARD_INFO = ['%s']\n" % self._board.BOARD_NAME)
1034
1035     rgn_name_list = [rgn['name'] for rgn in self._region_list]
1036
1037     for idx, (comp_name, file_list) in enumerate(self._img_list):
1038         if (self._board.ENABLE_FWU == 0) and (comp_name == 'Stitch_FWU.bin') :
1039             print("No firmware update payload specified, skip firmware update.")
1040             continue
1041         out_file = comp_name
1042         out_path = os.path.join(self._fv_dir, out_file)
1043         bins = bytearray()
1044         new_list = []
1045         for src, algo, val, mode, pos in file_list:
1046             if mode & STITCH_OPS.MODE_FILE_IGNORE:
1047                 continue
1048             new_list.append((src, algo, val, mode, pos))
1049             if src == 'EMPTY':
1050                 bins.extend(b'\xff' * val)
1051                 continue
1052             src_path = os.path.join(self._fv_dir, src)
1053             bas_path = os.path.splitext(src_path)[0]
1054             if not os.path.exists(src_path):
1055                 raise Exception("Component '%s' could not be found !" % src)
1056
1057             if algo:
1058                 compress(src_path, algo)
1059                 src_path = bas_path + '.lz'
1060             else:
1061                 if src == 'STAGE2.fd':
1062                     raise Exception("STAGE2.fd must be compressed, please change BoardConfig.py file !")
1063             if src not in rgn_name_list:
1064                 gen_hash_file(src_path, HASH_VAL_STRING[self._board.SIGN_HASH_TYPE], '', False)
1065
1066             if mode != STITCH_OPS.MODE_FILE_NOP:
1067                 dst_path = bas_path + '.pad'
1068                 align_pad_file(src_path, dst_path, val, mode, pos)
1069                 src_path = dst_path
1070             else:
1071                 if val and (val != os.path.getsize(src_path)):
1072                     raise Exception("Size of file '%s' does not match expected 0x%X !" % (src_path, val))
1073             if 'STAGE1A' in src :
1074                 self.update_hash_table(src_path)
1075
1076             fi = open(src_path, 'rb')
1077             bins.extend(bytearray(fi.read()))
1078             fi.close()
1079
1080         if comp_name == self._image:
1081             bins = b'\xff' * (self._board.SLIMBOOTLOADER_SIZE - len(bins)) + bins
1082
1083         fo = open(out_path, 'wb')
1084         fo.write(bins)
1085         fo.close()
1086
1087         comp_file = out_file
1088         comp_node = find_component_in_image_list(comp_name, self._img_list)
1089         if comp_node:
1090             space = comp_node[2] - len(bins)
1091             if space > 0:
1092                 empty = ('EMPTY', '', space, STITCH_OPS.MODE_FILE_NOP, STITCH_OPS.MODE_POS_HEAD)
1093                 if comp_node[4] == STITCH_OPS.MODE_POS_HEAD:
1094                     new_list.insert(0, empty)
1095                 else:
1096                     new_list.append(empty)
1097             comp_file = os.path.splitext(comp_name)[0] + '.pad'
1098
1099         image_base = self._board.FLASH_LAYOUT_START
1100         comp_name = comp_name.replace('TOP_SWAP_B.', 'TOP_SWAP_A.')
1101
1102         if comp_name in rgn_name_list:
1103             idx = rgn_name_list.index(comp_name)
1104             image_base = self._region_list[idx]['base'] + self._region_list[idx]['size']
1105
1106         layout_file.write("IMAGE_INFO = ['%s', 0x%X, %d]\n" % (comp_file, image_base, True))
1107         layout_file.write("IMAGE_LIST = %s\n" % new_list)
1108
1109     layout_file.close()
1110
1111     self.update_fit_table()
1112
1113     # generate flash layout file
1114     layout_file = os.path.splitext(self._image)[0] + '.txt'

```

```

1115     report_image_layout (self._fv_dir, layout_name, layout_file)
1116
1117     # copy files to staging directory for stitching
1118     if getattr(self._board, "GetOutputImages", None):
1119         extra_list = self._board.GetOutputImages()
1120     else:
1121         extra_list = []
1122     out_file = os.path.join("Outputs", self._board.BOARD_NAME, 'Stitch_Components.zip')
1123     copy_images_to_output (self._fv_dir, out_file, self._img_list, rgn_name_list, extra_list)
1124
1125
1126 def pre_build(self):
1127     # Update search path
1128     sbl_dir = os.environ['SBL_SOURCE']
1129     plt_dir = os.environ['PLT_SOURCE']
1130     os.environ['PACKAGES_PATH'] = plt_dir
1131     if plt_dir != sbl_dir:
1132         os.environ['PACKAGES_PATH'] += os.pathsep + sbl_dir
1133
1134     # Generate SblKeys
1135     if self._board.KEY_GEN:
1136         if not os.path.exists(os.environ.get('SBL_KEY_DIR')):
1137             print ("Generating default Sbl Keys to %s !" % os.environ.get('SBL_KEY_DIR'))
1138             key_gen_tool = os.path.join(sbl_dir, 'BootloaderCorePkg', 'Tools', 'GenerateKeys.py')
1139             args_list = ['python', key_gen_tool, '-k', os.environ['SBL_KEY_DIR']]
1140             ret = subprocess.call(args_list)
1141             if ret:
1142                 raise Exception ('Failed to generate keys !')
1143             else:
1144                 print ("WARNING: Key generation option is set but directory with Sbl Keys exists at %s!" % os.environ.get('SBL_KEY_DIR'))
1145                 print ("Skip keys generation!!")
1146
1147     # Check for SBL Keys directory
1148     check_for_slimbootkeydir()
1149
1150     # create build folder if not exist
1151     if not os.path.exists(self._fv_dir):
1152         os.makedirs(self._fv_dir)
1153
1154     # Validate HASH_TYPE_VALUE config
1155     if (HASH_TYPE_VALUE[self._board._SIGN_HASH] != self._board.SIGN_HASH_TYPE):
1156         raise Exception ('SIGN_HASH_TYPE is not set correctly!!')
1157
1158     # Validate IPP_HASH_LIB_SUPPORTED_MASK config
1159     if IPP_CRYPT0_ALG_MASK[self._board._SIGN_HASH] & self._board.IPP_HASH_LIB_SUPPORTED_MASK == 0:
1160         raise Exception ('IPP_HASH_LIB_SUPPORTED_MASK is not set correctly!!')
1161
1162     # check if FSP binary exists
1163     if self._board._FSP_PATH_NAME != '':
1164         fsp_path_name = self._board._FSP_PATH_NAME
1165     else:
1166         fsp_path_name = os.path.join('Silicon', self._board.SILICON_PKG_NAME, "FspBin")
1167
1168     fsp_dir = os.path.join(plt_dir, fsp_path_name)
1169     work_dir = plt_dir
1170     if not os.path.exists(fsp_dir):
1171         fsp_dir = os.path.join(sbl_dir, fsp_path_name)
1172     work_dir = sbl_dir
1173     fsp_path = os.path.join(fsp_dir, self._fsp_basename + '.bin')
1174
1175     if self._board.HAVE_FSP_BIN:
1176         check_build_component_bin = os.path.join(tool_dir, 'PrepareBuildComponentBin.py')
1177         if os.path.exists(check_build_component_bin):
1178             ret = subprocess.call([sys.executable, check_build_component_bin, work_dir, self._board.SILICON_PKG_NAME, '/d' if self._board.FSPDEBUG_MODE else '/r'])
1179             if ret:
1180                 raise Exception ('Failed to prepare build component binaries !')
1181
1182     # create FSP size and UPD size can be known
1183     fsp_list = ['FSP_T', 'FSP_M', 'FSP_S']
1184     if self._board.HAVE_FSP_BIN:
1185         split_fsp (fsp_path, self._fv_dir)
1186     else:
1187         # create dummy FSP files
1188         for each in fsp_list:
1189             open(os.path.join(self._fv_dir, each + '.bin'),'wb').close()
1190     # generate size variables
1191     for each in fsp_list:
1192         fsp_bin = os.path.join(self._fv_dir, "%s.bin" % each)
1193         if self._board.HAVE_FSP_BIN:
1194             if self._board.FSP_IMAGE_ID:
1195                 imageid = get_fsp_image_id (fsp_bin)
1196                 if self._board.FSP_IMAGE_ID != imageid:
1197                     raise Exception ('Expecting FSP ImageId: %s, but got %s !' % (self._board.FSP_IMAGE_ID, imageid))
1198                 revision = get_fsp_revision (fsp_bin)
1199                 if revision < self._board.MIN_FSP_REVISION:
1200                     raise Exception ('Required minimum FSP revision is 0x%08X, but current revision is 0x%08X !' %
1201                                     (self._board.MIN_FSP_REVISION, revision))
1202                 setattr(self._board, '%s_SIZE' % each, get_fsp_size(fsp_bin) if self._board.HAVE_FSP_BIN else 0)
1203                 setattr(self._board, '%s_UPD_SIZE' % each, get_fsp_upd_size(fsp_bin) if self._board.HAVE_FSP_BIN else 1)
1204
1205     if self._board.BUILD_CSME_UPDATE_DRIVER:
1206         if os.name != 'nt':
1207             raise Exception ('BUILD_CSME_UPDATE_DRIVER is enabled, build only works in WINDOWS !')
1208
1209     # create component base/size variables
1210     self.update_component_list ()
1211     self.create_platform_vars ()
1212
1213     # generate a padding file
1214     gen_file_with_size (os.path.join(self._fv_dir, 'PADDING.bin'), 0)
1215
1216     # create flashmap file
1217     comp_list = self._comp_list
1218     if len(self._comp_list) == 0 and getattr(self._board, "GetFlashMapList", None):
1219         comp_list = self._board.GetFlashMapList()
1220     gen_flash_map_bin (os.path.join(self._fv_dir, 'FlashMap.bin'), comp_list)
1221
1222     if not self._board.HAVE_VERIFIED_BOOT and self._board.HAVE_MEASURED_BOOT:
1223         raise Exception ('Verified Boot must also enabled to enable Measured Boot!')
1224
1225     # create hashstore file
1226     key_hash_list = []
1227     mst_key = self._board._MASTER_PRIVATE_KEY
1228     if self._board.HAVE_VERIFIED_BOOT:
1229         hash_store_size = sizeof(HashStoreTable) + (sizeof(HashStoreData) + HASH_DIGEST_SIZE[HASH_VAL_STRING[self._board.SIGN_HASH_TYPE]]) * HashStoreTable().HASH_STORE_MAX_IDX_NUM
1230     gen_file_with_size (os.path.join(self._fv_dir, 'HashStore.bin'), hash_store_size)

```

```

1231
1232     #Initialize with HashStoreTable
1233     fo = open(os.path.join(self._fv_dir, 'HashStore.bin'),'r+b')
1234     hash_store_table = HashStoreTable()
1235     hash_store_table.TotalLength = hash_store_size
1236     fo.write(hash_store_table)
1237     fo.close()
1238
1239     # create key hash file
1240     if getattr(self._board, "GetKeyHashList", None):
1241         key_hash_list = self._board.GetKeyHashList ()
1242
1243     svn = self._board.KEYH_SVN
1244     gen_pub_key_hash_store (mst_key, key_hash_list, HASH_VAL_STRING[self._board.SIGN_HASH_TYPE],
1245                             self._board._SIGNING_SCHEME, svn, self._key_dir, os.path.join(self._fv_dir, 'KEYHASH.bin'))
1246
1247     # create fit table
1248     if self._board.HAVE_FIT_TABLE:
1249         FitSize = sizeof(FIT_ENTRY) * (self._board.FIT_ENTRY_MAX_NUM - 1)
1250         if self._board.ACM_SIZE > 0:
1251             # Make sure FIT table start address and end address are 64 bytes aligned.
1252             FitSize = ((FitSize + 0x3F) & ~0x3F) + 0x3F
1253         gen_file_with_size (os.path.join(self._fv_dir, 'FitTable.bin'), FitSize)
1254
1255
1256     # create bootloader version info file
1257     ver_info_name = 'VerInfo'
1258     ver_bin_file = os.path.join(self._fv_dir, ver_info_name + '.bin')
1259     ver_txt_file = os.path.join(os.environ['PLT_SOURCE'], 'Platform', self._board.BOARD_PKG_NAME, ver_info_name + '.txt')
1260
1261     keys = ['VERINFO_IMAGE_ID', 'VERINFO_BUILD_DATE', 'VERINFO_PROJ_MINOR_VER',
1262             'VERINFO_PROJ_MAJOR_VER', 'VERINFO_CORE_MINOR_VER', 'VERINFO_CORE_MAJOR_VER',
1263             'VERINFO_SVN', 'FSPDEBUG_MODE', 'RELEASE_MODE', 'BUILD_ARCH']
1264     ver_dict = {}
1265     for key in keys:
1266         ver_dict[key] = getattr (self._board, key)
1267     if self._board.USE_VERSION:
1268         ver_info = get_verinfo_via_file (ver_dict, ver_txt_file)
1269     else:
1270         ver_info = get_verinfo_via_git (ver_dict, os.environ['PLT_SOURCE'])
1271     gen_ver_info_txt (ver_txt_file, ver_info)
1272     gen_file_from_object (ver_bin_file, ver_info)
1273
1274     # create VBT file
1275     if self._board.HAVE_VBT_BIN:
1276         gen_vbt_file (self._board.BOARD_PKG_NAME, self._board.MULTI_VBT_FILE, os.path.join(self._fv_dir, 'Vbt.bin'))
1277
1278     # create platform include dsc file
1279     # 生成Platform.dsc文件
1280     platform_dsc_path = os.path.join(sbl_dir, 'BootloaderCorePkg', 'Platform.dsc')
1281     self.create_dsc_inc_file (platform_dsc_path)
1282
1283     # rebase FSP accordingly
1284     if self._board.HAVE_FSP_BIN:
1285         rebase_fsp(fsp_path, self._fv_dir, self._board.FSP_T_BASE, self._board.FSP_M_BASE, self._board.FSP_S_BASE)
1286         split_fsp(os.path.join(self._fv_dir, 'Fsp.bin'), self._fv_dir)
1287
1288     # create master key hash
1289     if self._board.HAVE_VERIFIED_BOOT:
1290         mst_priv_key = self._board.MASTER_PRIVATE_KEY
1291         mst_pub_key_file = os.path.join(self._fv_dir, "MSTKEY.bin")
1292         gen_pub_key (mst_priv_key, mst_pub_key_file)
1293         gen_hash_file (mst_pub_key_file, HASH_VAL_STRING[self._board.SIGN_HASH_TYPE], '', True)
1294
1295     # create configuration data
1296     if self._board.CFGDATA_SIZE > 0:
1297         svn = self._board.CFGDATA_SVN
1298         # create config data files
1299         gen_config_file (self._fv_dir, self._board.BOARD_PKG_NAME, self._board._PLATFORM_ID,
1300                         self._board._CFGDATA_PRIVATE_KEY, self._board.CFG_DATABASE_SIZE, self._board.CFGDATA_SIZE,
1301                         self._board._CFGDATA_INT_FILE, self._board._CFGDATA_EXT_FILE,
1302                         self._board._SIGNING_SCHEME, HASH_VAL_STRING[self._board.SIGN_HASH_TYPE], svn)
1303
1304     # rebuild reset vector
1305     vtf_dir = os.path.join('BootloaderCorePkg', 'Stage1A', 'Ia32', 'Vtf0')
1306     x = subprocess.call([sys.executable, 'Build.py', self._arch.lower()], cwd=vtf_dir)
1307     if x: raise Exception ('Failed to build reset vector !')
1308
1309 def build(self):
1310     print("Build [%s] ..." % self._board.BOARD_NAME)
1311
1312     # Run pre-build
1313     # self.board_build_hook都在特定单板定义的
1314     self.board_build_hook ('pre-build:before')
1315     self.pre_build()
1316     self.board_build_hook ('pre-build:after')
1317
1318     # Run build
1319     cmd_args = [
1320         "build" if os.name == 'posix' else "build.bat",
1321         "--platform", os.path.join('BootloaderCorePkg', 'BootloaderCorePkg.dsc'),
1322         "-b", self._target,
1323         "--arch", self._arch,
1324         "--tagname", self._toolchain,
1325         "-n", str(multiprocessing.cpu_count()),
1326         "-y", "Report.log",
1327         "-Y", "PCD",
1328         "-Y", "FLASH",
1329         "-Y", "LIBRARY"]
1330     run_process (cmd_args)
1331
1332     # Run post-build
1333     self.board_build_hook ('post-build:before')
1334     self.post_build()
1335     self.board_build_hook ('post-build:after')
1336
1337     print("Done [%s] !" % self._board.BOARD_NAME)
1338
1339
1340 def post_build(self):
1341
1342     # create bootloader reserved binary of 4K size
1343     # 这里创建的文件都是全FF，而没有实际内容
1344     gen_file_with_size (os.path.join(self._fv_dir, 'SBLRSVD.bin'), 0x1000)
1345
1346     # create variable region for UEFI payload

```

```

1347 # 上面似乎写错了, 应该是不Payload, 而是UEFI变量
1348 if self._board.UEFI_VARIABLE_SIZE > 0:
1349     gen_file_with_size (os.path.join(self._fv_dir, 'UEFIVARIABLE.bin'), self._board.UEFI_VARIABLE_SIZE)
1350
1351 # create ACM binary
1352 if self._board.ACM_SIZE > 0:
1353     gen_file_with_size (os.path.join(self._fv_dir, 'ACM.bin'), self._board.ACM_SIZE)
1354
1355 # create Diagnostic ACM binary
1356 if self._board.DIAGNOSTICACM_SIZE > 0:
1357     gen_file_with_size (os.path.join(self._fv_dir, 'DIAGNOSTICACM.bin'), self._board.DIAGNOSTICACM_SIZE)
1358
1359 # create MRC data
1360 if self._board.MRCDATA_SIZE:
1361     gen_file_with_size (os.path.join(self._fv_dir, 'MRCDATA.bin'), self._board.MRCDATA_SIZE)
1362
1363 # create variable binary
1364 if self._board.VARIABLE_SIZE:
1365     # VariableRegionHeader类在BuildUtility.py定义, 继承自Structure, 可以使用from_buffer得到结构体数据
1366     varhdr = VariableRegionHeader.from_buffer(bytearray(b'\xFF' * sizeof(VariableRegionHeader)))
1367     varhdr.Signature = b'VARS'
1368     varhdr.Size = self._board.VARIABLE_SIZE >> 1
1369     varhdr.State = 0xFE
1370     varfile = open (os.path.join(self._fv_dir, "VARIABLE.bin"), "wb")
1371     varfile.write(varhdr)
1372     varfile.write(b'\xFF' * (self._board.VARIABLE_SIZE - sizeof(varhdr)));
1373     varfile.close()
1374
1375 # create microcode binary
1376 if self._board.UCODE_SIZE > 0:
1377     shutil.copy (
1378         os.path.join(self._fv_dir, '../%s/Microcode.bin' % self._arch),
1379         os.path.join(self._fv_dir, "UCODE.bin"))
1380
1381 # generate payload
1382 gen_payload_bin (self._fv_dir, self._arch, self._pld_list,
1383                 os.path.join(self._fv_dir, "PAYLOAD.bin"),
1384                 self._board._CONTAINER_PRIVATE_KEY, HASH_VAL_STRING[self._board.SIGN_HASH_TYPE],
1385                 self._board._SIGNING_SCHEME, self._board.BOARD_PKG_NAME)
1386
1387 # create firmware update key
1388 if self._board.ENABLE_FWU:
1389     srcfile = "../%s/PayloadPkg/FirmwareUpdate/FirmwareUpdate/OUTPUT/FirmwareUpdate.efi" % self._arch
1390     shutil.copyfile(
1391         os.path.join(self._fv_dir, srcfile),
1392         os.path.join(self._fv_dir, "FWUPDATE.bin"))
1393
1394 # create SPI IAS image if required
1395 if self._board.SPI_IAS1_SIZE > 0 or self._board.SPI_IAS2_SIZE > 0:
1396     for idx in range (1, 3):
1397         file_path = os.path.join('Platform', self._board.BOARD_PKG_NAME, 'SpiIasBin', 'iasimage%d.bin' % idx)
1398         file_space = getattr(self._board, 'SPI_IAS%d_SIZE' % idx)
1399         gen_ias_file (file_path, file_space, os.path.join(self._fv_dir, "SPI_IAS%d.bin" % idx))
1400
1401 # generate container images
1402 if getattr(self._board, "GetContainerList", None):
1403     container_list = self._board.GetContainerList ()
1404     component_dir = os.path.join(os.environ['PLT_SOURCE'], 'Platform', self._board.BOARD_PKG_NAME, 'Binaries')
1405     gen_container_bin (container_list, self._fv_dir, component_dir, self._key_dir, '')
1406
1407 # patch stages
1408 self.patch_stages ()
1409
1410 # create redundant components
1411 self.create_redundant_components ()
1412
1413 # stitch all components
1414 layout_name = 'ImgStitch.txt'
1415 self.create_bootloader_image (layout_name)
1416
1417 # print flash map
1418 if len(self._comp_list) > 0:
1419     print_addr = False if getattr(self._board, "GetFlashMapList", None) else True
1420     flash_map_text = decode_flash_map (os.path.join(self._fv_dir, 'FlashMap.bin'), print_addr)
1421     print('%s' % flash_map_text)
1422     fd = open (os.path.join(self._fv_dir, 'FlashMap.txt'), 'w')
1423     fd.write (flash_map_text)
1424     fd.close ()
1425
1426 def main():
1427
1428     # Set SBL_SOURCE and WORKSPACE Environment variable at first
1429     # SBL_SOURCE和WORKSPACE的值都是当前文件所在的目录, 且是绝对路径
1430     os.environ['SBL_SOURCE'] = os.path.dirname(os.path.abspath(__file__))
1431     if 'WORKSPACE' not in os.environ:
1432         os.environ['WORKSPACE'] = os.environ['SBL_SOURCE']
1433
1434     board_cfgs = []
1435     board_names = []
1436     module_names = []
1437
1438     # Find all boards
1439     # search_dir也是当前文件所在路径
1440     search_dir = os.environ['SBL_SOURCE']
1441     # PLT_SOURCE默认应该是没有的, 所以不会进入if分支
1442     if 'PLT_SOURCE' in os.environ:
1443         search_dir = os.path.abspath(os.path.join(search_dir, os.path.pardir))
1444     # 就是根目录下所有的目录和文件, 注意listdir()还会返回文件
1445     board_pkgs = os.listdir (search_dir)
1446     for pkg in board_pkgs:
1447         get_board_config_file (os.path.join (search_dir, pkg), board_cfgs)
1448
1449     board_cfgs.sort()
1450     for cfgfile in board_cfgs:
1451         # 就是Board
1452         module_name = os.path.basename(os.path.dirname(cfgfile))[:-8] + os.path.basename(cfgfile)[-3:]
1453         # 获得的就是平台Package中的BoardConfig.py导入的模块, 里面有Board类, 它是BaseBoard的子类
1454         brdcfg = load_source(module_name, cfgfile)
1455         # 在BoardConfig.py中定义的BOARD_NAME, 比如'apl', 'qemu'等
1456         board_names.append(brdcfg.Board().BOARD_NAME)
1457         module_names.append(brdcfg)
1458

```

```

1463 # 开始处理命令参数，参数有对应的执行函数，比如build参数就对应这里的cmd_build函数，以此类推
1464 ap = argparse.ArgumentParser()
1465 sp = ap.add_subparsers(help='command')
1466
1467 # 参数build对应执行的函数
1468 def cmd_build(args):
1469     prep_env (args.toolchain)
1470
1471     for index, name in enumerate(board_names):
1472         if args.board == name:
1473             brdcfg = module_names[index]
1474             # 来自BoardConfig.py中的Board类，USE_VERSION这个参数没有用到，不过Python可以增加新的成员在类实例中，只是最终似乎也没有用到
1475             board = brdcfg.Board( # 前面的是BaseBoard类的成员，后面的是参数值
1476                 BUILD_ARCH = args.arch.upper(), \
1477                 RELEASE_MODE = args.release, \
1478                 NO_OPT_MODE = args.noopt, \
1479                 FSPDEBUG_MODE = args.fspdebug, \
1480                 USE_VERSION = args.usever, \
1481                 _PAYLOAD_NAME = args.payload, \
1482                 _FSP_PATH_NAME = args.fspspath, \
1483                 KEY_GEN = args.keygen
1484             );
1485             os.environ['PLT_SOURCE'] = os.path.abspath (os.path.join (os.path.dirname (board_cfgs[index]), '../..'))
1486             Build(board).build()
1487             break
1488
1489 buildp = sp.add_parser('build', help='build SBL firmware')
1490 buildp.add_argument('-r', '--release', action='store_true', help='Release build')
1491 buildp.add_argument('-v', '--usever', action='store_true', help='Use board version file')
1492 buildp.add_argument('-fp', dest='fspspath', type=str, help='FSP binary path relative to FspBin in Silicon folder', default='')
1493 buildp.add_argument('-fd', '--fspdebug', action='store_true', help='Use debug FSP binary')
1494 buildp.add_argument('-a', '--arch', choices=['ia32', 'x64'], help='Specify the ARCH for build. Default is to build IA32 image.', default='ia32')
1495 buildp.add_argument('-no', '--noopt', action='store_true', help='No compile/link optimization for debugging purpose. Not enabled in Release build.')
1496 buildp.add_argument('-p', '--payload', dest='payload', type=str, help='Payload file name', default='OsLoader.efi')
1497 buildp.add_argument('board', metavar='board', choices=board_names, help='Board Name (%s)' % ', '.join(board_names))
1498 buildp.add_argument('-k', '--keygen', action='store_true', help='Generate default keys for signing')
1499 buildp.add_argument('-t', '--toolchain', dest='toolchain', type=str, default='', help='Perferred toolchain name')
1500 buildp.set_defaults(func=cmd_build)
1501
1502 # 参数clean对应执行的函数
1503 def cmd_clean(args):
1504     workspace = os.environ['WORKSPACE']
1505     sbl_dir = os.environ['SBL_SOURCE']
1506     dirs = ['Build', 'Conf']
1507     files = [
1508         os.path.join (sbl_dir, 'BootloaderCorePkg/Stage1A/Ia32/VtF0/Bin/ResetVector.ia32.raw'),
1509         os.path.join (sbl_dir, 'BootloaderCorePkg/Platform.dsc'),
1510         os.path.join (workspace, 'Report.log')
1511     ]
1512
1513     if args.distclean:
1514         dirs.extend ([
1515             'Outputs',
1516         ])
1517
1518         files.extend ([
1519         ])
1520
1521     for dir in dirs:
1522         dirpath = os.path.join (workspace, dir)
1523         print('Removing %s' % dirpath)
1524         shutil.rmtree(dirpath, ignore_errors=True)
1525
1526     for file in files:
1527         if os.path.exists(file):
1528             print('Removing %s' % file)
1529             os.remove(file)
1530
1531     if os.path.exists(os.path.join (sbl_dir, '.git')):
1532         cmd = 'git clean -xdf BaseTools'
1533         x = subprocess.call(cmd.split(' '), cwd=sbl_dir)
1534         if x: raise Exception ('Failed to run clean-up commands !')
1535
1536     print('Clean Done !')
1537
1538 cleanp = sp.add_parser('clean', help='clean build dir')
1539 cleanp.add_argument('-d', '--distclean', action='store_true', help='Distribution clean')
1540 cleanp.set_defaults(func=cmd_clean)
1541
1542 # 参数build_dsc执行的主体
1543 def cmd_build_dsc(args):
1544     prep_env (args.toolchain)
1545
1546     # Build a specified DSC file
1547     def_list = []
1548     if args.define is not None:
1549         for each in args.define:
1550             def_list.extend (['-D', '%s' % each])
1551
1552     cmd_args = [
1553         "build" if os.name == 'posix' else "build.bat",
1554         "--platform", args.dsc,
1555         "-b", 'RELEASE' if args.release else 'DEBUG',
1556         "--arch", args.arch.upper(),
1557         "--tagname", os.environ['TOOL_CHAIN'],
1558         "-n", str(multiprocessing.cpu_count()),
1559     ] + def_list
1560
1561     run_process (cmd_args)
1562
1563 build_dscp = sp.add_parser('build_dsc', help='build a specified dsc file')
1564 build_dscp.add_argument('-r', '--release', action='store_true', help='Release build')
1565 build_dscp.add_argument('-a', '--arch', choices=['ia32', 'x64'], help='Specify the ARCH for build. Default is to build IA32 image.', default='ia32')
1566 build_dscp.add_argument('-d', '--define', action='append', help='Specify macros to be passed into DSC build')
1567 build_dscp.add_argument('-p', '--dsc', type=str, required=True, help='Specify a DSC file path to build')
1568 build_dscp.add_argument('-t', '--toolchain', dest='toolchain', type=str, default='', help='Perferred toolchain name')
1569 build_dscp.set_defaults(func=cmd_build_dsc)
1570
1571 args = ap.parse_args()
1572 if len(args.__dict__) <= 1:
1573     # No arguments or subcommands were given.
1574     ap.print_help()
1575     ap.exit()
1576
1577 args.func(args)
1578
1579

```

```
15/9| if __name__ == '__main__':  
    main()
```

收起 ^