
# **NAVIGATION CHIP – Project Description**

#### DEFINING CLOCK



### IJTAG NETWORK

set\_attribute\_value OEBUG\_MODE -name function -value tck
set\_attribute\_value GPIO[7] -name function -value tdi
set\_attribute\_value SYS\_MODE[2] -name function -value tms
set\_attribute\_value GPIO[10] -name function -value trst
set\_attribute\_value GPIO[6] -name function -value tdo

ANALYSIS> set\_config\_value DefaultsSpecification(user)/DftSpecification/use\_rtl\_cells off

Now, during process\_dft\_specification, library cells specified using dft\_cell\_selection will be used instead of their RTL equivalents.

• use\_rtl\_synchronizer\_cell: on | off | auto;

A property that when set to "on", forces the tool to create and instantiate an RTL synchronizer cell.

# IJTAG NETWORK (contd...)

### Command:


```
check_design_rules
set spec [create_dft_specification]
```

Create an initial DFT specification.

## IJTAG NETWORK (contd...)


```
read_config_data -in_wrapper $spec/ljtagNetwork -from_string {
  HostScanInterface(tap_internal) {
  Interface {
    tck: /rx_core_u0/u_pin_mux/jtag_clk;
                                                                  Consider this pin-mux output as tck
    trst:/rx_core_u0/u_pin_mux/jtag_trstn;
    tms:/rx_core_u0/u_pin_mux/jtag_tms;
    tdi:/rx_core_u0/u_pin_mux/jtag_tdi;
    tdo:/rx_core_u0/u_pin_mux/jtag_tdo;
    tdo_en:/rx_core_u0/u_pin_mux/tdo_oen;
    tdo_en_polarity : active_low;
           }
}
                                                                               This command will tell the
move_config_element
                                                                               tool that the internal IJTAG
${spec}/IjtagNetwork/HostScanInterface(tap)/Tap(main) -in_wrapper
                                                                               declarations are related to the
${spec}/IjtagNetwork/HostScanInterface(tap_internal)
                                                                               top level ports given in slide 3.
```

# IJTAG NETWORK (contd...)



The above logic gets inserted when the commands in slides 4,5 and 6 are executed.

### **PIN-MUX LOGIC**



To share DFT port with the functional ports. It is to reduce the package size.

# PIN MUX LOGIC (contd...)

```
dict set ::auxiliary_data_dict SYS_MODE[1]
auxiliary_input_pin
rx_core_u0/u_pin_mux/scan_enable

dict set ::auxiliary_data_dict SYS_MODE[1]
auxiliary_input_enable_pin
digital_pads_u0/pc_scan_sel
```

#### **EDT and OCC INSERTION**

#### **LEVEL 4 Project Script**

```
set spec [create_dft_specification -sri_sib_list
{occ edt} ]

read_config_data -in $spec -from_string {
   OCC {
     ijtag_host_interface : Sib(occ);
     }
}
```

This is similar to the script which we have seen in Level 3 projects.

The only difference is in Level 3 projects script, the Controller and clock intercept node is mentioned. But in Level 4 project, it will be written using foreach loop (Next Slide)

#### **LEVEL 3 Project Script**

```
set spec [create_dft_spec -sri_sib_list {occ edt}]
read_config_data -in_wrapper $spec -from_string {
   Occ {
     ijtag_host_interface : Sib(occ);
     Controller(clka) {
        clock_intercept_node : clka;
     }
     Controller(clkb) {
        clock_intercept_node : clkb;
     }
     Controller(clkc) {
        clock_intercept_node : clkc;
     }
}
```


## EDT and OCC INSERTION (contd...)

Controller(clk1) {
 clock\_intercept\_node :
 rx\_core\_u0/clk\_pll ;
 }

Significance of using foreach loop:

If we have more no. of clocks in our design, we can just append it in our list. OCC will be automatically inserted at these points.

## EDT and OCC INSERTION (contd...)



Mentioning the parameters used in EDT configuration :

- longest\_chain\_range → min , max range of chain length
- scan\_chain\_count → number of internal scan chains
- input\_channel\_count → number of external scan input channels
- output\_channel\_count --> number of external scan output channels

EDT channels should have to be connected to the pin mux output.

Script for what has to be connected to the EDT Channels will be mentioned in the next slide.


# EDT and OCC INSERTION (contd...)

set\_config\_value port\_pin\_name -in \$spec/EDT/Controller(c1)/Connections/EdtChannelsIn(1)
[get\_single\_name [get\_auxiliary\_pins GPIO[15] -direction input]]

It will automatically take the pin mux output.

dict set ::auxiliary\_data\_dict GPIO[15] auxiliary\_input\_pin ix\_core\_u0/u\_pin\_mux/scan\_in[0]
dict set ::auxiliary\_data\_dict GPIO[15] auxiliary\_input\_enable\_pin digital\_pads\_u0/pc\_scan\_sel

### PREPARING DFT LOGIC FOR SYNTHESIS



set\_app\_var compile\_enable\_constant\_propagation\_with\_no\_boundary\_opt false

If this command was to set to true, it will it will propagate constants across hierarchical boundaries.

It will not propagate constants across hierarchical boundaries.

## PREPARING DFT LOGIC FOR SYNTHESIS (contd...)

set\_app\_var compile\_seqmap\_propagate\_high\_effort false

If this command was to set to true, the synthesis tool will remove the registers which can't escape from their reset state.

It will not remove registers which can't escape from their reset state.

set\_app\_var compile\_delete\_unloaded\_sequential\_cells false

If this command was to set to true, the synthesis tool will remove the flops whose output is not connected anywhere.

It will not remove the flops whose output is not connected anywhere.

## PREPARING DFT LOGIC FOR SYNTHESIS (contd...)

set\_size\_only -all\_instances [tessent\_get\_size\_only\_instances]
set\_size\_only [get\_cells tessent\_persistent\_cell\_\* -hier -filter {is\_hierarchical==false}] -all\_instances

Synthesis tool can optimize only size and only for leaf cells (it can't optimize for modules)

set\_ungroup

Sets the ungroup attribute on the specified objects so that they are ungrouped (collapsed to one design level) before they are optimized.

#### SCAN INSERTION

```
set edt_instance [get_name_list [get_instance -of_module \
                [get_name [get_icl_module -of_instances chip_top* \
                -filter tessent_instrument_type==mentor::edt]]] ]
add_scan_mode edt_mode -edt_instance $edt_instance
analyze_scan_chains
report_scan_chains
insert_test_logic
exit
```

Snapshot from Mentor Graphics Manual

set edt\_instance [get\_name\_list [get\_instance of module [get name [get icl module -filter tessent\_instrument\_type==mentor::edt]]]]

add\_scan\_mode edt\_mode -include\_chain\_families {occ\_chain core\_chain} -single\_cluster\_chains on \ -edt\_instance \$edt instance -port index start value 1 \

port\_scalar\_index\_modifier 1 -

single\_clock\_edge\_chains off -

single\_clock\_domain\_chains On

Script

# SCAN INSERTION (contd...)

set edt\_instance [get\_name\_list [get\_instance of\_module [get\_name [get\_icl\_module -filter tessent\_instrument\_type==mentor::edt]]]] add\_scan\_mode edt\_mode command to conn the scan chains to the EDT signals and EDT add\_scan\_mode edt\_mode -include\_chain\_families insertion. {occ\_chain core\_chain} -single\_cluster\_chains on \ -edt instance \$edt\_instance -port\_index\_start\_value 1 \ An optional integer that specifies the starting port index. port\_scalar\_index\_modifier 1 single\_clock\_edge\_chains off -An optional switch and integer that single\_clock\_domain\_chains On each chain port indices. The default is 1. Explanation in the next slide

hardware that has been inserted during the EI

specifies the increment used between

# SCAN INSERTION (contd...)



# SCAN INSERTION (contd...)

