Assignment -3 (Computer Architecture Lab)

Group no. 05

Name and ID Student 1: Vinayak Tulsyan (2020AAPS0442H)

Name and ID Student 2: Anshuman Mishra (2020AAPS0448H)

Implement a pipeline-based MIPS processor in Verilog that can execute at least 12 instructions, including R-type, I-type, and J-type (conditional and unconditional). The instructions should be chosen so that the three hazards, namely data, structural, and control hazards, should arise, and these issues should be resolved using techniques such as stalling, flushing, and forwarding based on the optimal solution.


Part-A

Edit this document containing the following once you are done with your Verilog implementation:

- 1) The program should indicate the hazard points and the result stored in each register
- 2) Mention the techniques used to overcome the hazards encountered in the program chosen.

Stalling and forwarding is used to overcome the hazards.

3) The block diagram of the processor showing the required data path, control path, and hazard detection unit.



4) The Truth Table for the control unit.

	RegDst	Jump	Branch	MemRead	MemtoReg	ALUOp	Memwrite	ALUSrc	RegWrite	jr	reg1	jal	bne
R-	1	0	0	0	0	10	0	0	1	0	0	0	0
type													
Lw	0	0	0	1	1	00	0	1	1	0	0	0	0
sw	0	0	0	0	0	00	1	1	0	0	0	0	0
beq	0	0	1	0	0	01	0	0	0	0	0	0	0
bne	0	0	0	0	0	01	0	0	0	0	0	0	1
addi	0	0	0	0	0	00	0	1	1	0	0	0	0
j	0	1	0	0	0	0	0	0	0	0	0	0	0
jr	0	0	0	0	0	0	0	0	0	1	1	0	0
jal	0	1	0	0	0	0	0	0	1	0	0	1	0
ialr	0	0	0	0	0	0	0	0	1	1	1	1	0

The control unit's signals were all concatenated to be sent into the pipeline register ID-EX.

5) The program that you load in the instruction memory. (4 instructions minimum for each type)

The instructions used:

```
100011000000010000000000001000 //lw $2, 8($0)
000000000100010000110000000000 //add $3, $1, $2
1010110000000011000000000001100 //sw $3, 12($0)
000000000100010001010000000100 //and $5, $1, $2
10101100000001010000000000000000 //sw $5, 16($0)
000000000100010001100000000101 //or $6, $1, $2
1010110000000110000000000010100 //sw $6, 20($0)
00000000010010010100000000010 //sub $10, $1, $2
0001000001000001000000000000001 //beq $1, $2, 1
10101100000010100000000000011000 //sw $10, 24($0)
00000000110000000011100010001010 //sll $7,$6,2
00000001100000001000001001011 //srl $8,$6,2
00000100110010010000000001000011 //addi $9,$6,67
10000000110010100000000000001 //bne $3, $5, 1
000000000100010000110000000000 //add $3, $1, $2
00111100000000000000000000001001 //jalr $9
000000000100010000110000000000 //add $3, $1, $2
0001110000000000000000000011000 //jal 24
000000000100010000110000000000 //add $3, $1, $2
000000000100010000110000000000 //add $3, $1, $2
0000010011001001000000001011111 //addi $9,$6,95
0000110000000000000000000001001 //jr $9
100011000000001000000000000100 //lw $1, 4($0)
100011000000010000000000001000 //lw $2, 8($0)
```

- 6) Show the pipeline diagram showing pipelining, the instructions, hazards, etc. An example is shown below.
- 7) Paste the code from all the Verilog files/modules/mem files that are implemented.

```
rtimescale 1ns / 1ps

module adder(
input [31:0] A,
input [31:0] B,
output [31:0] sum
);

assign sum = A+B;
endmodule
```

```
rimescale 1ns / 1ps

module ALU_control(
    input [1:0] ALUOp,
    input [5:0] funct,
    output reg [2:0] ALU_control
    );

always@(*)
begin
if(ALUOp == 2'b00)
```

```
else if(ALUOp == 2'b01)
else if(ALUOp[1]) begin
end
end
endmodule
```

```
`timescale 1ns / 1ps

module ALU(
   input [31:0] ALU_src_1,
```

```
input [31:0] ALU_src_2,
    input [4:0] shamt,
always @(*) begin
end
always@(*)
begin
if(ALU out == 0)
```

```
zero = 1;
else
  zero = 0;
end
endmodule
```

```
timescale 1ns / 1ps
module control(
   input [5:0] opcode,
   output reg RegDst,
   output reg Jump,
   output reg MemtoReg,
   output reg [1:0] ALUOp,
   output reg MemWrite,
   output reg RegWrite,
   output reg reg1,
```

```
output reg jal,
always@(*)
begin
case(opcode)
                        RegDst = 1;
                        MemtoReg = 0;
                        RegWrite = 1;
                        ALUOp[1] = 1;
                        ALUOp[0] = 0;
                        Jump = 0;
                        reg1 = 0;
                        jal = 0;
```

```
end
RegDst = 0;
MemtoReg = 1;
RegWrite = 1;
ALUOp[1] = 0;
ALUOp[0] = 0;
Jump = 0;
reg1 = 0;
jal = 0;
RegDst = 0;
ALUSrc = 1;
MemtoReg = 0;
RegWrite = 0;
```

```
MemWrite = 1;
Branch = 0;
ALUOp[1] = 0;
ALUOp[0] = 0;
Jump = 0;
reg1 = 0;
jal = 0;
RegDst = 0;
MemtoReg = 0;
RegWrite = 0;
ALUOp[1] = 0;
ALUOp[0] = 1;
Jump = 0;
```

```
jal = 0;
RegDst = 0;
MemtoReg = 0;
RegWrite = 0;
MemRead = 0;
Branch = 0;
ALUOp[1] = 0;
ALUOp[0] = 1;
Jump = 0;
reg1 = 0;
RegDst = 0;
MemtoReg = 0;
```

```
RegWrite = 1;
MemRead = 0;
ALUOp[1] = 0;
ALUOp[0] = 0;
Jump = 0;
reg1 = 0;
RegDst = 0;
MemtoReg = 0;
RegWrite = 0;
MemWrite = 0;
ALUOp[1] = 0;
ALUOp[0] = 0;
Jump = 1;
```

```
jr = 0;
reg1 = 0;
jal = 0;
RegDst = 0;
MemtoReg = 0;
RegWrite = 0;
MemRead = 0;
ALUOp[1] = 0;
ALUOp[0] = 0;
Jump = 0;
reg1 = 1;
jal = 0;
RegDst = 0;
```

```
ALUSrc = 0;
MemtoReg = 0;
RegWrite = 1;
ALUOp[1] = 0;
ALUOp[0] = 0;
Jump = 1;
reg1 = 0;
jal = 1;
RegDst = 0;
MemtoReg = 0;
RegWrite = 1;
ALUOp[1] = 0;
```

```
ALUOp[0] = 0;
Jump = 0;
reg1 = 1;
RegDst = 0;
ALUSrc = 0;
MemtoReg = 0;
RegWrite = 0;
ALUOp[1] = 0;
ALUOp[0] = 0;
Jump = 0;
reg1 = 0;
jal = 0;
```

```
endcase
end
/*always@(*)
begin
if(stall) begin
end
end*/
endmodule
```

```
timescale 1ns / 1ps
module data_memory(
reg [7:0] dataMem [127:0];
initial begin
always@(posedge clk)
begin
             {dataMem[address+3], dataMem[address+2], dataMem[address+1],
```

```
"timescale 1ns / 1ps

module EX_MEM(
    input id_ex_Branch, id_ex_MemRead, id_ex_MemWrite, id_ex_RegWrite,
    id_ex_MemtoReg, clk, zero,
    input [31:0] id_ex_read_reg_data_2, ALU_out, adder2_result,
    input [4:0] write_reg,
        output reg ex_mem_Branch, ex_mem_MemRead, ex_mem_MemWrite,
    ex_mem_RegWrite, ex_mem_MemtoReg, ex_mem_zero,
        output reg [31:0] ex_mem_read_reg_data_2, ex_mem_ALU_out,
    ex_mem_adder2_result,
    output reg [4:0] ex_mem_write_reg,
    input stall
    );
```

```
ex_mem_RegWrite <= id_ex_RegWrite;</pre>
ex mem MemtoReg <= id ex MemtoReg;</pre>
ex mem zero <= zero;
ex mem write reg <= write reg;
ex_mem_read_reg_data_2 <= id_ex_read_reg_data_2;</pre>
```

```
`timescale 1ns / 1ps

module forwarding_unit(
```

```
input ex mem RegWrite, mem wb RegWrite, clk,
    input [4:0] id ex read reg 1, id ex read reg 2, ex mem write reg,
mem wb write reg,
output reg [1:0] forwardA, forwardB
always@ (negedge clk) begin
      if(ex_mem_RegWrite & (ex_mem_write_reg != 0) & (ex_mem_write_reg
== id ex read reg 1))
         forwardA <= 2'b10;</pre>
              else if (mem wb RegWrite & (mem wb write reg != 0) &
(mem_wb_write_reg == id_ex_read_reg_1))
         forwardA <= 2'b01;</pre>
         forwardA <= 2'b00;</pre>
always@ (negedge clk) begin
      if(ex mem RegWrite & (ex mem write reg != 0) & (ex mem write reg
== id ex read reg 2))
         forwardB <= 2'b10;</pre>
              else if(mem_wb_RegWrite & (mem_wb_write_reg != 0) &
(mem wb write reg == id ex read reg 2))
         forwardB <= 2'b01;</pre>
```

```
forwardB <= 2'b00;

end

end

endmodule
```

```
timescale 1ns / 1ps
module ID EX(
    input Branch, MemRead, MemWrite, RegWrite, MemtoReg, RegDst, ALUSrc,
   input [1:0] ALUOp,
       input [31:0] if_id_PC_plus_4, read_reg_data_1, read_reg_data_2,
   input [4:0] read reg 1,
           output reg id ex Branch, id ex MemRead, id ex MemWrite,
  id ex RegWrite, id ex MemtoReg, id ex RegDst, id ex ALUSrc,
   output reg [1:0] id_ex_ALUOp,
   output reg [4:0] id ex read reg 1,
          output reg [31:0] id_ex_PC_plus_4, id_ex_read_reg_data_1,
  id_ex_read_reg_data_2, id_ex_extended, id_ex_instruction,
```

```
if(!stall) begin
    id ex RegWrite <= RegWrite;</pre>
    id ex MemtoReg <= MemtoReg;</pre>
    id ex RegDst <= RegDst;</pre>
    id ex ALUOp <= ALUOp;
    id_ex_PC_plus_4 <= if_id_PC_plus_4;</pre>
    id_ex_read_reg_data_1 <= read_reg_data_1;</pre>
    id_ex_read_reg_1 <= read_reg_1;</pre>
    id ex read reg data 2 <= read reg data 2;
    id ex extended <= extended;</pre>
```

```
id ex MemRead <= 0;</pre>
id ex RegWrite <= 0;</pre>
id ex MemtoReg <= 0;</pre>
id_ex_RegDst <= 0;</pre>
id ex ALUOp <= 0;
id_ex_PC_plus_4 <= if_id_PC_plus_4;</pre>
id ex read reg data 1 <= read reg data 1;</pre>
id_ex_read_reg_1 <= read_reg_1;</pre>
id_ex_read_reg_data_2 <= read_reg_data_2;</pre>
```

```
`timescale 1ns / 1ps

module IF_ID(
   input clk,
```

```
input [31:0] PC_plus_4, instruction,
   output reg [31:0] if_id_PC_plus_4, if_id_instruction,
   if(!stall) begin
            if_id_PC_plus_4 <= PC_plus_4;</pre>
            if_id_instruction <= instruction;</pre>
endmodule
```

```
"timescale 1ns / 1ps

module instruction_fetch(
   input clk,
   input reset,
   input Jump,
   input jr,
```

```
input Branch,
    input jal,
   output [31:0] jal_address,
instruction_memory I1 (
.read_address(PC),
.reset(reset),
.instruction(instruction)
);
wire [31:0] PC_plus_four;
assign PC_plus_four = PC + 4;
assign jal_address = PC + 8;
```

```
always@(negedge clk)
begin
if(reset == 0)
   PC <= 0;
else if((Branch && zero) & !stall)
else if((bne && !zero) & !stall)
    PC <= PC + 4 + shifted;
else if((Jump) & !stall)
else if((jr) & !stall)
else if (!stall)
   PC <= PC + 4;
end
```

```
endmodule
```

```
timescale 1ns / 1ps
module instruction_memory(
reg [7:0] Mem [115:0];
assign instruction = {Mem[read_address], Mem[read_address+1],
  Mem[read address+2], Mem[read address+3]};
initial
begin
end
endmodule
```

```
timescale 1ns / 1ps
module MEM WB(
    input ex mem RegWrite, ex mem MemtoReg, clk,
    input [4:0] ex_mem_write_reg,
   output reg mem wb MemtoReg, mem wb RegWrite,
   output reg [4:0] mem_wb_write_reg,
   output reg [31:0] mem wb read data, mem wb ALU out,
    );
            mem wb RegWrite <= ex mem RegWrite;</pre>
            mem wb MemtoReg <= ex mem MemtoReg;</pre>
            mem wb ALU out <= ex_mem_ALU_out;</pre>
            mem wb write reg <= ex mem write reg;</pre>
```

```
"timescale 1ns / 1ps

module mux(
    input [31:0] A,
    input [31:0] B,
    input sel,
    output [31:0] Out
);

assign Out = sel? B:A;
endmodule
```

```
"timescale 1ns / 1ps

module mux2(
    input [31:0] A,
    input [31:0] B,
    input [31:0] C,
    input [1:0] sel,
    output [31:0] Out
);
```

```
assign Out = sel[1]? C:(sel[0]? B:A);
endmodule
```

```
timescale 1ns / 1ps
module PC(
   );
assign PC = reset ? in: 0;
endmodule
```

```
`timescale 1ns / 1ps

module register_file(
   input [4:0] read_reg_1,
```

```
input [4:0] read_reg_2,
    input [4:0] write reg,
    output [31:0] read reg data 1,
    output [31:0] read_reg_data_2,
    input RegWrite,
reg [31:0] regMem [31:0];
initial begin
    $readmemh("register_mem.mem", regMem);
always@(posedge clk)
begin
    if(RegWrite)
        regMem[write reg] = write data;
end
assign read_reg_data_1 = regMem[read_reg_1];
assign read_reg_data_2 = regMem[read_reg_2];
```

```
endmodule
```

```
timescale 1ns / 1ps
module shifter(
   );
always@(*)
begin
Out = A<<2;
end
endmodule
```

```
module shifter2(
   input [25:0] A,
   output reg [27:0] Out
   );

always@(*)
begin
Out = {2'b00,(A<<2)};
end
endmodule</pre>
```

```
timescale 1ns / 1ps
module sign_extender(
    input [15:0] A,
    output reg [31:0] OUT
    );
always@(*)

begin
OUT[15:0] = A;
OUT[31:16] = {16{A[15]}};
```

```
end
endmodule
```

```
timescale 1ns / 1ps
module stalling_unit(
           if(id_ex_MemRead & ((id_ex_Rt == if_id_Rs) | (id_ex_Rt ==
```

```
endmodule
```

```
`timescale 1ns / 1ps

module top(
   input clk,
   input reset,
   output [31:0] aluout,
```

```
output [31:0] Instruction,
    output memtoreg,
    output [1:0] aluop,
    output regdst,
   output regwrite,
    output [4:0] writereg,
   output [31:0] Read_reg_data_2,
    );
wire [31:0] instruction;
wire [31:0] PC plus 4;
wire [31:0] PC;
wire Jump;
wire jr;
wire reg1;
```

```
wire jal;
wire Branch;
wire bne;
wire MemRead;
wire MemtoReg;
wire [1:0] ALUOp;
wire MemWrite;
wire ALSrc;
wire RegDst;
wire [31:0] write_data;
wire RegWrite;
wire [4:0] write_reg;
wire [31:0]read_reg_data_1;
wire [31:0]read_reg_data_2;
wire [31:0] extended;
wire zero;
wire [31:0] ALU out;
wire [2:0] ALU_control;
wire [31:0] read data;
wire signed [31:0] shifted;
wire [31:0] adder2 result;
wire [31:0] mux4_result;
wire [27:0] Out;
```

```
wire [31:0] jr address;
wire [4:0] read_reg_1;
wire [31:0] jal address;
wire [4:0] write reg 1;
wire [31:0] write_data_1;
wire ex_mem_Branch, ex_mem_MemRead, ex_mem_MemWrite, ex_mem_RegWrite,
  ex_mem_MemtoReg, ex_mem_zero;
wire [31:0] ex_mem_read_reg_data_2, ex_mem_ALU_out, ex_mem_adder2_result;
wire [4:0] ex mem write reg;
wire [2:0] stall;
instruction fetch if1(
.clk(clk),
.reset(reset),
.Jump(Jump),
.jr(jr),
.jal(jal),
.Branch(Branch),
.bne(bne),
.zero(zero),
.shifted(shifted),
.Jump_address(Out),
```

```
.jr_address(jr_address),
.jal_address(jal_address),
.instruction(instruction),
.PC(PC),
.stall(stall)
);
wire [31:0] read_address;
wire [31:0] in;
mux m0(
    .A(PC_plus_4),
    .B(ex_mem_adder2_result),
    .sel(ex_mem_Branch & ex_mem_zero),
PC pc (
    .PC(PC)
```

```
wire [31:0] if id instruction;
wire [31:0] if id PC plus 4;
IF ID if id uut(
   .clk(clk),
   .PC plus 4(PC plus 4),
   .instruction(instruction),
   .if id PC plus 4(if id PC plus 4),
   .if id instruction(if id instruction),
   .stall(stall[2])
);
wire
      id_ex_Branch, id_ex_MemRead, id_ex_MemWrite, id_ex_RegWrite,
  id ex MemtoReg, id ex RegDst, id ex ALUSrc;
wire [1:0] id_ex_ALUOp;
wire [4:0] id ex read reg 1;
                [31:0] id ex PC plus 4, id ex read reg data 1,
wire
  id ex read reg data 2, id ex extended, id ex instruction;
ID EX id ex uut (
   .clk(clk),
```

```
.ALUSrc(ALUSrc),
.RegDst(RegDst),
.MemtoReg (MemtoReg),
.Branch (Branch),
.MemRead(MemRead),
.MemWrite(MemWrite),
.RegWrite(RegWrite),
.ALUOp(ALUOp),
.if id PC plus 4(if id PC plus 4),
.read_reg_data_1(read_reg_data_1),
.read reg 1(read reg 1),
.read_reg_data_2(read_reg_data_2),
.extended(extended),
.id_ex_ALUSrc(id_ex_ALUSrc),
.id_ex_RegDst(id_ex_RegDst),
.id ex MemtoReg(id ex MemtoReg),
.id ex Branch(id ex Branch),
.id ex MemRead(id ex MemRead),
.id ex RegWrite(id ex RegWrite),
.id_ex_ALUOp(id_ex_ALUOp),
.id_ex_PC_plus_4(id_ex_PC_plus_4),
```

```
.id ex read reg data 1(id ex read reg data 1),
.id_ex_read_reg_1(id_ex_read_reg_1),
.id_ex_read_reg_data_2(id_ex_read_reg_data_2),
.id ex extended(id ex extended),
.stall(stall[2])
.clk(clk),
.id_ex_RegWrite(id_ex_RegWrite),
.id ex MemtoReg(id ex MemtoReg),
.zero(zero),
.id_ex_read_reg_data_2(id_ex_read_reg_data_2),
.write_reg(write_reg),
```

```
.ex mem MemRead(ex mem MemRead),
    .ex mem MemWrite(ex mem MemWrite),
    .ex mem RegWrite(ex mem RegWrite),
    .ex mem MemtoReg(ex mem MemtoReg),
    .ex mem ALU out(ex_mem_ALU_out),
    .ex_mem_read_reg_data_2(ex_mem_read_reg_data_2),
    .ex mem write reg(ex mem write reg),
    .stall(stall[2])
);
wire mem wb MemtoReg, mem wb RegWrite;
wire [4:0] mem_wb_write_reg;
wire [31:0] mem wb read data, mem wb ALU out, mem wb write data;
MEM WB mem wb uut (
    .clk(clk),
    .ex mem RegWrite(ex mem RegWrite),
    .ex_mem_MemtoReg(ex_mem_MemtoReg),
    .ex mem write reg(ex mem write reg),
```

```
.mem_wb RegWrite(mem_wb_RegWrite),
    .mem wb MemtoReg(mem wb MemtoReg),
    .mem_wb_write_reg(mem_wb_write_reg),
    .mem_wb_ALU_out(mem_wb_ALU_out),
    .stall(stall[2])
);
control c1(
    .opcode(if_id_instruction[31:26]),
    .RegDst(RegDst),
    .Jump (Jump),
    .MemRead (MemRead),
    .MemtoReg(MemtoReg),
    .ALUOp(ALUOp),
    .MemWrite(MemWrite),
    .ALUSrc(ALUSrc),
    .RegWrite(RegWrite),
    .jr(jr),
    .reg1(reg1),
    .jal(jal),
    .bne(bne),
```

```
.stall(stall[0]),
    .clk(clk)
);
adder a1(
.A(PC),
.B(4),
.sum(PC_plus_4)
);
mux m1(
    .sel(id_ex_RegDst),
    .Out(write reg)
);
mux m6(
    .A(if_id_instruction[25:21]),
```

```
.B(if_id_instruction[4:0]),
    .sel(reg1),
    .Out(read_reg_1)
);
mux m7(
    .A(mem_wb_write_reg),
    .sel(jal),
    .Out(write_reg_1)
);
mux m8(
    .A(mem_wb_write_data),
    .B(jal_address),
    .sel(jal),
mux m3(
    .A(mem_wb_ALU_out),
    .B(mem_wb_read_data),
    .sel(mem_wb_MemtoReg),
```

```
.Out(mem_wb_write_data)
);
data memory d1(
    .write_data(ex_mem_read_reg_data_2),
    .read_data(read_data),
    .mem_read(ex_mem_MemRead),
);
register file r1(
    .read_reg_1(read_reg_1),
    .read_reg_2(if_id_instruction[20:16]),
    .write_reg(write_reg_1),
    .read_reg_data_1(read_reg_data_1),
    .read reg data 2 (read reg data 2),
    .RegWrite(mem_wb_RegWrite),
    .clk(clk)
```

```
assign jr_address = read_reg_data_1;
sign extender ex1(
    .OUT (extended)
);
mux m2(
    .A(id_ex_read_reg_data_2),
);
ALU control ALUc(
    .ALUOp(id_ex_ALUOp),
);
wire [1:0] forwardA, forwardB;
forwarding_unit fu (
```


```
.ex mem RegWrite(ex mem RegWrite),
    .mem wb RegWrite(mem wb RegWrite),
    .clk(clk),
    .id ex read reg 1(id ex read reg 1),
    .id_ex_read_reg_2(if_id_instruction[20:16]),
    .ex_mem_write_reg(ex_mem_write_reg),
    .mem_wb_write_reg(write_reg_1),
    .forwardA(forwardA),
    .forwardB(forwardB)
);
wire [31:0] alu a, alu b;
mux2 m01 (
    .A(id_ex_read_reg_data_1),
);
mux2 m02 (
    .A(ALU B),
    .C(ex_mem_ALU_out),
```

```
.sel(forwardB),
    .Out(alu_b)
);
ALU alu1(
);
shifter s1(
    .Out(shifted)
);
adder a2(
    .A(id_ex_PC_plus_4),
```

```
.sum(adder2 result)
);
shifter2 s2(
    .Out (Out)
);
stalling unit su (
    .id ex MemRead(id ex MemRead),
    .if_id_Rs(read_reg_1),
    .stall(stall)
);
assign aluout = ALU_out;
assign Instruction = instruction;
assign ALU_A = read_reg_data_1;
assign memread = MemRead;
assign memtoreg = MemtoReg;
assign aluop = ALUOp;
```

```
assign memwrite = MemWrite;
assign alusrc =ALUSrc;
assign regdst = RegDst;
assign writedata = write_data;
assign regwrite = RegWrite;
assign writereg = write_reg;
assign Read_reg_data_2 = read_reg_data_2;
assign Readdata = read_data;
assign alucontrol = ALU_control;
endmodule
```

8) Paste screenshots of output waveforms.



Pipeline stages

1. IF/ID Stage (Pipeline register)

<u>Variable name</u>	No.of Bits
instruction	32
new PC	32

2. ID/EX Stage (Pipeline register)

Variable Name	No. of Bits
Sign extend	32
Read_Rs	32
Read_Rt	32
Write_Rd	5
lower26	26
new PC	32
RegDst	1
Jump	1
Branch	1
M read	1
M2 Reg	1
ALUOp2	2
MemWrite	1
ALUSrc	1

RegWrite	1
PC Src	2


3. EX/MEM Stage (Pipeline register)

<u>Variable name</u>	No.of Bits
Write_Rd	5
Read_Rd	32
ALUOut	32
BT(Branch Target Address)	32
RegWrite	1
MemRead	1
MemWrite	1
Branch	1
Zero	1
PCSrc	2

4. MEM/WB Stage (Pipeline register)

<u>Variable name</u>	No.of Bits
Destination Reg	5
ALU_Output	32
Memory_Data	32

g 1	MemtoReg
ie 1	RegWrite



Part-B

- 1) Upload all the. v and .mem files in a single zipped folder.
- 2) Upload the project file .ise or. prj. (Xilinx ISE/Vivado).
- 3) Upload this document after editing. (One document per group)

Note

1) Any help taken should be mentioned in the document, without which it will be considered a clear malpractice case, and **no marks** will be awarded.

Had discussions and debugging sessions with other batchmates.

2) Please stick to your respective lab groups.

Deadline: 23.04.2023 (11 p.m)