Er. No. 22/8/78

Jaypee University of Engineering & Technology, Guna Academic Year: 2023-24

T-2 (Odd Semester 2023)

18B11EC311 - Digital Systems and Microprocessor

Maximum Duration: 1 Hour 30 Minutes

Maximum Marks: 25

Notes:

- This question paper has five questions.
- Write relevant answers only in proper order.
- Do not write anything on question paper (Except your Er. No.).

CO Marks Number(s) description

Minimize the following and implement the reduced expression using NAND gates.

[05] CO3

 $F(A, B, C, D) = \Sigma m(1, 3, 4, 6, 8, 9, 11, 13, 15)$

 $d(A, B, C, D) = \Sigma d(0, 2, 14)$

Explain and draw the following for full adder circuit: (a) Logic circuit and truth table

CO4 [05]

(b) Circuit diagram using two half adders and OR gate

Design a 3-bit lookahead adder with carry generator circuit. How it speeds up [05] CO5 the addition process.

Design a comparator, which compares the magnitude of two numbers X and Y, CO5 each consisting of two bits and giving three outputs F1, F2 and F3 such that:

 $F_1 = 1$, if X > Y $F_2 = 1$, if X = Y

 $F_3 = 1$, if X < Y

Design a combinational circuit with three inputs and one output for the [02] condition given as.

(a) The output is 1 when the binary value of the inputs is less than or equal to 4. The output is 0 otherwise.

(b) The output is 1 when the binary value of the inputs is an even number.

Construct F (A, B, C, D) = Σm (1, 3, 5, 6, 8, 9, 12, 14, 15) function using, CO2 [03]

(a) One 8x1 multiplexer (using A, B, D as select lines)

(b) 16x1 multiplexer

Draw a 4-to-16 line decoder using suitable number of 2-to-4 line decoder. [02]