數位系統設計實習 Lecture 8

指導老師:陳勇志 教授

實習課助教:鍾兆鋐

Outline


- Introduction of FPGA & VeriLite (SMIMS)
- Quartus II FPGA Setting
- VeriLite board and Instrument Setting
- VeriInstrument usage
- LAB 8-1, 8-2

Chapter

- Introduction of FPGA & VeriLite (SMIMS)
- Quartus II FPGA Setting
- VeriLite board and Instrument Setting
- Verilnstrument usage
- □ LAB 9-1, 9-2

Introduction of FPGA


- 硬體描述語言(Verilog)描述之電路功能,可在經過邏輯合成自動化工 具轉成邏輯網表(Netlist)後,燒錄至FPGA上進行電路功能測試,靈活且 快速的特性,在積體電路設計前段驗證有很大的幫助。



Introduction of SMIMS VeriLite

- VeriLite實驗板,由 北瀚科技(SMIMS)公司所出產,其中 FPGA 芯片元件是 Cyclone EP1C(XX)Q240C(X)N (每位同學的板號不同),其中包含12,060個可程式 化邏輯 閘及239,616的on-chip memory。
- □ 詳細說明可參考moodle LAB_9資料。

Introduction of SMIMS VeriLite



2.LED indicateor light

7.User define LED

3.USB 2.0 Interface

8.User define Push Button

4.FPGA power switch

9.User define Dip Switch


5.RS232 interface

10.General IO


Chapter

- Introduction of FPGA & VeriLite (SMIMS)
- Quartus II FPGA Setting
- VeriLite board and Instrument Setting
- Verilnstrument usage
- □ LAB 9-1, 9-2


 $_{ extstyle }$ Choose Assignments ightarrow Device $_{\circ}$




In Family ,Choose cyclone Family Chips_o




Click Device & Pin Option



Click Unused Pins, In Reserve all unused pins, Choose As inputs tri-stated。




In the "Device & Pin Options" window, choose the "Configuration" tab. For "Configuration scheme", select "Passive Serial". As well, check the "Generate compressed bitstreams" box as shown below.




(Second) 2024/7/8


In the "Device & Pin Options" window, choose the "Programming Files" tab. Check the "Raw Binary File(.rbf)" box as shown below.



 $_{ extstyle \circ}$ Click Dual-Purpose Pins, In nCEO ,Choose Use as regular I/O $_{\circ}$




In the "Device & Pin Options" window, choose the "Voltage" tab. For "I/O standard", select "3.3-V LVCOMS" as shown below.




Choose the ID of your FPGA Chip, click OK




Check your own FPGA Chip ID




We've done setting Device, next we need to assign Pin location, Choose Assignments → Pins_○
Assignments Processing To



You can see the pin planning window.



- 。 Pin腳設定內容請參考moodle LAB_9資料。
- Lecture 9 SMIMS_VLA_USB_Install_Manual_v3.1_EN.pdf
 12-16頁。



Assign I/O PIN by clicking Location slot

Chapter

- Introduction of FPGA & VeriLite (SMIMS)
- Quartus II FPGA Setting
- VeriLite board and Instrument Setting
- Verilnstrument usage
- □ LAB 9-1, 9-2


 Before programming your design to VeriLite Board, you have to connect VeriLite Board to PC first.




- Driver info will arise as board connection is triggered.
- If not, it means that your environment already has the driver.




 Choose "Include this location in the search", Path is in PC's " CD-ROM driver".




Installed successfully_o



Open VeriLite Instrument (Verilnstrument) to place components.






Set FPGA Programmer as follow.



Click program then check the result messenge.



Chapter

- Introduction of FPGA & VeriLite (SMIMS)
- Quartus II FPGA Setting
- VeriLite board and Instrument Setting
- VeriInstrument usage
- □ LAB 9-1, 9-2

Verilnstrument usage


 \Box Click I/O, you can place any components you need.






Verilnstrument usage


Assign pin to your components.





Verilnstrument usage

Drag the pin to the slot.




Chapter

- Introduction of FPGA & VeriLite (SMIMS)
- Quartus II FPGA Setting
- VeriLite board and Instrument Setting
- VeriInstrument usage
- LAB 8-1, 8-2


LAB 8-1

- 程式燒錄與測試。
- □ 輸入:按鈕開關(板子上)
- ·輸出:Led(軟體上)
- b接鈕開關按下時, Led亮; 按鈕開關放開時, Led減。




LAB 8-2

- □ 請設計一個計數器包含以下功能:
- □ 輸入:加1、加10、減1、減10
- □ 輸出:七段顯示器(2顆)
- □ 數值:0~99



七段顯示器(共陽極)



資料	DP	G	F	Е	D	С	В	Α	16進制
0	1	1	0	0	0	0	0	0	C0
1	1	1	1	1	1	0	0	1	F9
2	1	0	1	0	0	1	0	0	A4
3	1	0	1	1	0	0	0	0	В0
4	1	0	0	1	1	0	0	1	99
5	1	0	0	1	0	0	1	0	92
6	1	0	0	0	0	0	1	0	82
7	1	1	1	1	1	0	0	0	F8
8	1	0	0	0	0	0	0	0	80
9	1	0	0	1	0	0	0	0	90

下課前繳交至moodle:

上傳verilog.v

波形截圖