# 數位系統設計實習 Lecture 1 Verilog HDL (Gate Level)


指導老師:陳勇志 教授

實習課助教:黃柏皓

- Introduce Verilog
- Verilog HDL (Gate Level)
- Quartus II
  - build a Project
  - simulate
- LAB1

- Introduce Verilog
- Verilog HDL (Gate Level)
- Quartus II
  - build a Project
  - simulate
- LAB1

# Introduce Verilog



# Introduce verilog


- □ 空白(White space)
  - -空格(blank space),定位字(tab),換行(new line)都屬於空白字元。
- □ 註解(Comment)
  - -單行註解--- //
  - -多行註解--- /\* \*/
- □ 關鍵字(keyword)
  - -全部以小寫表示
  - -又稱為保留字,識別字的命名不可以和關鍵字相同,必須避開以免造 成 混淆
  - -如module, endmodule, input, output, begin, end, assign, always, initial, if,

6

- 識別字(identifier)
  - -區分大小寫
  - -第一個字元必須為字母,第二個之後可以為字母、數字、底線所組成
  - -Example1和example1是二個不同的識別字
- □ 分號(;)
  - -作敘述的分隔


- Introduce Verilog
- Verilog HDL (Gate Level)
- Quartus II
  - build a Project
  - simulate
- LAB1

# Verilog HDL



# Verilog HDL

EX:Full adder




# Verilog HDL


```
module fulladder(A, B, C0, C1, S);
input A, B, C0;
output S, C1;
                      注意 module name 要跟 project 與. V檔檔名相同!
wire w1, w2, w3;
xor g1(w1, A, B);
                                 w1
xor g2(S, w1, C0);
and g3(w2, A, B);
                                             w3
                                w2
and g4(w3, w1, C0);
or g5(C1, w3, w2); c<sub>0</sub>
```


endmodule


- Introduce Verilog
- Verilog HDL (Gate Level)
- Quartus II
  - build a Project
  - simulate
- LAB1

- □ 專案開發流程(只有用波形模擬):
  - □ 建立新專案(New project wizard)
  - □ 開新verilog檔案(.v檔)
  - □決定輸入與輸出腳位
  - □ 主程式
  - Compile (Compiler Tool)
  - □ 建立波形檔(.vwf檔)
  - □ 模擬波形(Simulator Tool)
  - □ 儲存模擬結果報告(.vcd檔)












<sub>-</sub> 4.




- Introduce Verilog
- Verilog HDL (Gate Level)
- Quartus II
  - build a Project
  - simulate
- LAB1

#### 1. create a .vwf file













#### 4.select the ports










1. Choose FUNTIONAL

2. Generate

□ 3. Start


4. View Report



- Introduce Verilog
- Verilog HDL (Gate Level)
- Quartus II
  - build a Project
  - simulate
- LAB1

### LAB 1

。請使用Verilog HDL描寫出下圖之邏輯閘,並於 Quartus II 模擬訊號波型加以驗證結果。



### LAB 1

### □課堂檢查



### LAB1

### 下課前繳交至moodle:

上傳verilog.v

波形截圖