Table of Contents

Table of Contents	1
Introduction	2
Circuit Design Justification	2
Calculations	3
Experimental Results	5
Conclusions	9

Introduction


This project involved designing and verifying a single-supply, multistage inverting transistor amplifier based on the provided specifications.

- Power supply: +10V relative to the ground;
- Quiescent current drawn from the power supply: no larger than 10 mA;
- No-load voltage gain (at 1 *kHz*): $|Avo| = 50 (\pm 10\%)$;
- Maximum no-load output voltage swing (at 1 kHz): no smaller than 8 V peak to peak;
- Loaded voltage gain (at 1 kHz and with $RL = 1 k\Omega$): no smaller than 90% of the no-load voltage gain;
- Maximum loaded output voltage swing (at 1 kHz and RL = 1 k Ω): no smaller than 4 V peak to peak;
- Input resistance (at 1 kHz): no smaller than 20 k Ω ;
- Amplifier type: inverting or non-inverting;
- Frequency response: 20 Hz to 50 kHz (-3dB response);
- Type of transistors: BJT;
- Number of transistors (stages): no more than 3;
- Resistances permitted: values smaller than 220 $k\Omega$ from the E24 series;
- Capacitors permitted: 0. 1 μF , 1. 0 μF , 2. 2 μF , 4. 7 μF , 10 μF , 47 μF , 100 μF , 220 μF ;
- Other components (BJTs, diodes, Zener diodes, etc.): only from your ELE404 lab kit.

Circuit Design Justification

The choice of a CE-CC amplifier configuration is justified by its advantages in meeting the project specifications and design requirements. Firstly, the common emitter stage provides a high voltage gain of 50, making it suitable for amplifying weak signals while maintaining stability. Additionally, the CE configuration offers a relatively high input impedance, which helps ensure efficient signal coupling and compatibility with signal sources. Secondly, the common collector stage, also known as an emitter follower, serves to buffer the output of the CE stage. This buffering effect minimizes loading effects of the 1 k Ω resistor on the CE stage, allowing for a high input impedance and low output impedance, which are conducive to achieving the desired voltage swings and overall amplifier performance. Moreover, the CC stage provides unity voltage gain, ensuring that the output voltage faithfully tracks the input voltage while providing high current gain. This configuration also facilitates AC coupling between amplifier stages, as required by the project specifications. In summary, the CE-CC amplifier configuration combines the high voltage gain of the CE stage with the buffering capabilities of the CC stage.

Calculations



Stage: CE Amplifier
$$I_{c} < lomn$$

$$I_{B} = I_{c}$$

$$I_{C} = I_{C} > I_{C}$$

$$I_{C} = I_{C} > I_{C} > I_{C} > I_{C}$$

$$I_{C} = I_{C} > I_{C} > I_{C} > I_{C} > I_{C}$$

$$V_{0} \approx \frac{k_{E}}{R_{1} + R_{2}} V_{CC}$$

$$V_{C} = V_{CC} - PI_{B} \cdot R_{C}$$

$$V_{C} = V_{CC} - PI_{B} \cdot R_{C}$$

$$V_{C} = V_{CC} - PI_{B} \cdot R_{C}$$

$$V_{C} = V_{CC} - PI_{CC} \cdot PI_{$$

R==15001

To ensure minimal fluctuation in the voltage at the base of the transistor, it's necessary for the current passing through the voltage divider (formed by resistors R1 and R2) to be much larger than the base current (IB) flowing into the transistor's base terminal. Therefore, a resistor

Suppose
$$I_{B_2} = \frac{1}{20}I_{C_1}$$
 $I_{C_2} = \beta I_{B_2}$ $I_{\bar{E}_3} = (1+\beta)I_{B_2}$ $I_{C_2} = 9mA$ $I_{E_2} = 9.06mA$

$$I_{c_2} = \beta I_{\beta_2} \qquad I_{\bar{\epsilon}_3} = (1+\beta) I_{0_2}$$

$$I_{c_2} = 9 \text{ mA} \qquad I_{\bar{\epsilon}_2} = 9.06 \text{ mA}$$

value of 100k ohms from the E24 series is suitable for resistor R3.

Emitter degeneration resistance is important in preserving the gain of the common emitter (CE) stages. Capacitors C2, C4, and C6 are anticipated to have larger values due to their crucial roles. Conversely, since the input resistances (Rin, Rin2, Rin4) were initially relatively high, the necessity for larger values in capacitors C1, C4, and C5 is less pronounced. However, overall, the capacitors should have low impedance compared to the circuit components

$$Z = \frac{1}{2\pi (1000)(100\mu)} = 1.5912$$
 $Z = \frac{1}{2\pi (1000)(10\mu)} = 15.912$

Experimental Results




Figure 1. Simulated circuit on Multisim




Figure 2. The loaded input voltage and output voltage waveforms $(R_L = 1k\Omega)$

$V_{I,P-P}[V]$	$V_{O,P-P}[V]$	$A_{_{_{\boldsymbol{v}}}}[V/V]$
0.151862	7.712	50.7829

Table 1. Input voltage, output voltage and loaded voltage gain from Figure 2




Figure 3. The non-loaded input voltage and output voltage waveforms $(R_L = \infty)$

$V_{I,P-P}[V]$	$V_{O,P-P}[V]$	$A_{vo}\left[V/V\right]$
0.151304	7.834	51.777

Table 2. Input voltage, output voltage and non-loaded voltage gain from Figure 3




Figure 4. Quiescent current drawn from the power supply




Figure 5. Frequency response




Figure 6. V_t and V_i

$$R_{i} = R_{t,in}(\frac{v_{i}}{v_{t} - v_{i}})$$

$R_{i,Calculated}[\mathrm{k}\Omega]$	$R_{t,in}[k\Omega]$	V_{t} [Vrms]	V _i [Vrms]	$R_{i}^{}[\mathrm{k}\Omega]$
42	40	62.785 mV	5.926 mV	41.69

Table 3. Parameters to calculate input resistance from Figure 6

Conclusions

Specifications	Expected Value	Simulated Value	Achieved	% Error
No-load voltage gain (at 1 kHz): $ Avo = 50$ ($\pm 10\%$);	50	51.777	~	3.43%
Maximum no-load output voltage swing (at 1 kHz): no smaller than 8 V peak to peak;	8V	7.834	~	2.12%
Loaded voltage gain (at 1 kHz and with RL = 1 $k\Omega$): no smaller than 90 % of the no-load voltage gain;	45 - 50	50.7829	~	1.54%
Maximum loaded output voltage swing (at 1 kHz and $RL = 1$ $k\Omega$): no smaller than 4 V peak to peak;	4V	7.712	~	N/A
Input resistance (at 1 kHz): no smaller than 20 $k\Omega$;	42kΩ	41.69kΩ	~	0.74%
Frequency response: 20 Hz to 50 kHz (-3dB response);	N/A	Figure 5.	~	N/A

Table C1. Expected and Simulated values for the project specifications

In conclusion, the CE-CC amplifier configuration successfully met the specified project requirements with commendable accuracy. The design achieved a no-load voltage gain of 51.777, slightly surpassing the target of 50, with a negligible error of 3.43%. The maximum no-load output voltage swing was achieved at 7.834V peak to peak, meeting the minimum requirement of 8V with a slight error of 2.12%. Furthermore, the loaded voltage gain of 50.7829 at 1 kHz, was within 90% of the no-load voltage gain. The input resistance of 41.69k Ω satisfied the specification of no less than 20 k Ω , exhibiting a minimal error of 0.74% from the expected value. Although the frequency response was not explicitly calculated, **Figure 5** demonstrates a

response within the desired range of 20 Hz to 50 kHz. The discrepancies between simulation and manual calculation results were negligible and could be attributed to rounding of the resistors in order to fall into the E24 series and modeling approximations. Overall, the CE-CC amplifier design proved effective in meeting the project specifications.