



DW02_prod_sum1

Multiplier-Adder

Version, STAR and Download Information: IP Directory

Features and Benefits

Parameterized word length

Applications

- Multiply and accumulate
- Digital filtering

A B SUM C

Description

DW02_prod_sum1 performs the mathematical operation $SUM = A \times B + C$. This component is an extended version of DW02_mac, offering automatic sign extension on the output port SUM according to the parameter SUM_width. This component can also be considered a special case of DW02_prod_sum.

Table 1-1 Pin Description

Pin Name	Width	Direction	Function
Α	A_width bit(s)	Input	Input data
В	B_width bit(s)	Input	Input data
С	SUM_width bit(s)	Input	Input data
ТС	1 bit	Input	Two's complement 0 = unsigned 1 = signed
SUM	SUM_width bit(s)	Output	Sum of products

Table 1-2 Parameter Description

Parameter	Values	Description
A_width	≥1	Word length of A
B_width	≥ 1 ^a	Word length of B
SUM_width	≥1	Word length of C and output SUM

a. For nbw implementation, $A_width+B_width \le 36$. Due to concern of implementation selection run time, a limitation is set for A_width and B_width .

Table 1-3 Synthesis Implementations^a

Implementation Name	Function	License Feature Required
pparch	Delay-optimized flexible parallel-prefix	DesignWare
apparch	Area-optimized flexible parallel-prefix	DesignWare

a. During synthesis, Design Compiler will select the appropriate architecture for your constraints. However, you may force Design Compiler to use one of the architectures described in this table. For more details, please refer to the DesignWare Building Block IP User Guide.

Table 1-4 Obsolete Synthesis Implementations^a

Implementation	Function	Replacement Implementation
csa	Carry-save array synthesis model	pparch
wall	Booth-recoded Wallace-tree synthesis model ^b	pparch
nbw	Either a non-Booth ($A_width+B_width \le 41$) or a Booth Wallace-tree ($A_width+B_width > 41$) synthesis model ^c	pparch

- a. DC versions and DesignWare EST releases linked to DC versions prior to 2007.03 will still incude these implementations.
- b. In most cases, the wall implementation generates both faster and smaller circuits for medium- to large-sized multipliers.
- c. In cases where A_width+B_width ≤ 41, the nbw implementation generates a non-Booth recoded Wallace-tree multiplier. For multipliers having products larger than 41 bits (such as, A_width+B_width > 41) the nbw implementation produces a Booth-recoded multiplier identical to the wall implementation.

Table 1-5 Simulation Models

Model	Function	
DW02.DW02_PROD_SUM1_CFG_SIM	Design unit name for VHDL simulation	
dw/dw02/src/DW02_prod_sum1_sim.vhd	VHDL simulation model source code	
dw/sim_ver/DW02_prod_sum1.v	Verilog simulation model source code	

Related Topics

- Math Arithmetic Overview
- DesignWare Building Block IP Documentation Overview

HDL Usage Through Component Instantiation - VHDL

```
library IEEE, DWARE, DWARE;
use IEEE.std logic 1164.all;
use DWARE.DWpackages.all;
use DWARE.DW foundation comp.all;
entity DW02 prod sum1 inst is
  generic (inst A width: NATURAL := 5;
            inst B width : NATURAL := 5;
            inst SUM width : NATURAL := 11 );
  port ( inst A : in std logic vector(inst A width-1 downto 0);
         inst_B : in std_logic_vector(inst_B_width-1 downto 0);
         inst C : in std logic vector(inst SUM width-1 downto 0);
         inst TC : in std logic;
         SUM inst : out std logic vector(inst SUM width-1 downto 0) );
end DW02 prod sum1 inst;
architecture inst of DW02 prod sum1 inst is
begin
  -- Instance of DW02 prod sum1
  U1 : DW02 prod sum1
    generic map ( A width => inst A width,
                                            B width => inst B width,
                 SUM width => inst SUM width )
   port map ( A => inst A, B => inst B,
                                             C \Rightarrow inst C,
               TC => inst_TC, SUM => SUM_inst );
end inst;
-- pragma translate off
configuration DW02 prod sum1 inst cfg inst of DW02 prod sum1 inst is
  for inst
  end for; -- inst
end DW02 prod sum1 inst cfg inst;
-- pragma translate on
```

DesignWare.com

HDL Usage Through Component Instantiation - Verilog

```
module DW02_prod_sum1_inst( inst_A, inst_B, inst_C, inst_TC, SUM_inst );
  parameter A width = 5;
 parameter B width = 5;
 parameter SUM width = 11;
  input [A width-1: 0] inst A;
  input [B_width-1 : 0] inst_B;
  input [SUM width-1: 0] inst C;
  input inst TC;
  output [SUM_width-1 : 0] SUM_inst;
  // Instance of DW02 prod sum1
 DW02 prod_sum1 #(A_width, B_width, SUM_width)
   U1 ( .A(inst_A), .B(inst_B), .C(inst_C), .TC(inst_TC), .SUM(SUM_inst) );
```

endmodule