# 1. Description


### 1.1. Project

Project Name	F429ZI_FreeRTOS_Template
Board Name	NUCLEO-F429ZI
Generated with:	STM32CubeMX 5.1.0
Date	04/18/2019

### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F429/439
MCU name	STM32F429ZITx
MCU Package	LQFP144
MCU Pin number	144

# 2. Pinout Configuration



DV [LAN8742A-CZ-TR\_CRS\_DV]
\_RXD0 [LAN8742A-CZ-TR\_RXD0]
\_RXD1 [LAN8742A-CZ-TR\_RXD1]


# 3. Pins Configuration

reset)  VBAT  PC13  14/OSC32_IN  5/OSC32_OUT  VSS  VDD  H0/OSC_IN  1/OSC_OUT  NRST  PC1  VDD  VSSA  VREF+  VDDA	Power I/O I/O I/O Power Power I/O I/O Power Power Power Power Power	GPIO_EXTI13 RCC_OSC32_IN RCC_OSC32_OUT  RCC_OSC_IN  RCC_OSC_OUT	MCO [STM32F103CBT6_PA8]  RMII_MDC [LAN8742A-CZ-TR_MDC]
VBAT PC13 14/OSC32_IN 5/OSC32_OUT VSS VDD H0/OSC_IN  1/OSC_OUT NRST PC1  VDD VSSA VREF+	I/O I/O I/O Power Power I/O I/O Reset I/O Power Power	RCC_OSC32_IN RCC_OSC32_OUT  RCC_OSC_IN  RCC_OSC_OUT	MCO [STM32F103CBT6_PA8]  RMII_MDC [LAN8742A-CZ-
PC13 I4/OSC32_IN 5/OSC32_OUT VSS VDD H0/OSC_IN  1/OSC_OUT NRST PC1  VDD VSSA VREF+	I/O I/O I/O Power Power I/O I/O Reset I/O Power Power	RCC_OSC32_IN RCC_OSC32_OUT  RCC_OSC_IN  RCC_OSC_OUT	MCO [STM32F103CBT6_PA8]  RMII_MDC [LAN8742A-CZ-
14/OSC32_IN 5/OSC32_OUT VSS VDD H0/OSC_IN  1/OSC_OUT NRST PC1  VDD VSSA VREF+	I/O I/O Power Power I/O I/O Reset I/O Power Power	RCC_OSC32_IN RCC_OSC32_OUT  RCC_OSC_IN  RCC_OSC_OUT	MCO [STM32F103CBT6_PA8]  RMII_MDC [LAN8742A-CZ-
VSS VDD H0/OSC_IN  1/OSC_OUT NRST PC1  VDD VSSA VREF+	I/O Power Power I/O I/O Reset I/O Power Power	RCC_OSC32_OUT  RCC_OSC_IN  RCC_OSC_OUT	[STM32F103CBT6_PA8]  RMII_MDC [LAN8742A-CZ-
VSS VDD H0/OSC_IN  1/OSC_OUT NRST PC1  VDD VSSA VREF+	Power Power I/O I/O Reset I/O Power Power	RCC_OSC_IN  RCC_OSC_OUT	[STM32F103CBT6_PA8]  RMII_MDC [LAN8742A-CZ-
VDD H0/OSC_IN  1/OSC_OUT NRST PC1  VDD VSSA VREF+	Power I/O I/O Reset I/O Power Power	RCC_OSC_OUT	[STM32F103CBT6_PA8]  RMII_MDC [LAN8742A-CZ-
H0/OSC_IN  1/OSC_OUT  NRST  PC1  VDD  VSSA  VREF+	I/O  I/O  Reset  I/O  Power  Power	RCC_OSC_OUT	[STM32F103CBT6_PA8]  RMII_MDC [LAN8742A-CZ-
1/OSC_OUT  NRST  PC1  VDD  VSSA  VREF+	I/O Reset I/O Power Power	RCC_OSC_OUT	[STM32F103CBT6_PA8]  RMII_MDC [LAN8742A-CZ-
NRST PC1  VDD  VSSA  VREF+	Reset I/O Power Power		_
PC1  VDD  VSSA  VREF+	I/O Power Power	ETH_MDC	_
VDD VSSA VREF+	Power Power	ETH_MDC	_
VSSA VREF+	Power		
VREF+			
	Power		
VDDA			
_	Power		
PA1	I/O	ETH_REF_CLK	RMII_REF_CLK [LAN8742A-CZ- TR_REFCLK0]
36 PA2		ETH_MDIO	RMII_MDIO [LAN8742A-CZ- TR_MDIO]
VSS	Power		
VDD	Power		
PA7	I/O	ETH_CRS_DV	RMII_CRS_DV [LAN8742A- CZ-TR_CRS_DV]
PC4	I/O	ETH_RXD0	RMII_RXD0 [LAN8742A-CZ- TR_RXD0]
PC5	I/O	ETH_RXD1	RMII_RXD1 [LAN8742A-CZ- TR_RXD1]
VSS	Power		
VDD	Power		
VSS	Power		
VDD	Power		
VCAP_1	Power		
	Power		
VDD	I/O	ETH_TXD1	RMII_TXD1 [LAN8742A-CZ- TR_TXD1]
	PC5  VSS  VDD  VSS  VDD	PC5         I/O           VSS         Power           VDD         Power           VSS         Power           VDD         Power           VCAP_1         Power           VDD         Power	PC5         I/O         ETH_RXD1           VSS         Power           VDD         Power           VSS         Power           VDD         Power           VCAP_1         Power           VDD         Power

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
75	PB14 *	I/O	GPIO_Output	LD3 [Red]
77	PD8	I/O	USART3_TX	USART3_TX
78	PD9	I/O	USART3_RX	USART3_RX
83	VSS	Power		
84	VDD	Power		
94	VSS	Power		
95	VDD	Power		
99	PC9 *	I/O	GPIO_Output	LD1 [Green]
105	PA13	I/O	SYS_JTMS-SWDIO	TMS
106	VCAP_2	Power		
107	VSS	Power		
108	VDD	Power		
109	PA14	I/O	SYS_JTCK-SWCLK	TCK
120	VSS	Power		
121	VDD	Power		
126	PG11	I/O	ETH_TX_EN	RMII_TX_EN [LAN8742A- CZ-TR_TXEN]
128	PG13	I/O	ETH_TXD0	RMII_TXD0 [LAN8742A-CZ- TR_TXD0]
130	VSS	Power		
131	VDD	Power		
137	PB7 *	I/O	GPIO_Output	LD2 [Blue]
138	воото	Boot		
143	PDR_ON	Reset		
144	VDD	Power		

<sup>\*</sup> The pin is affected with an I/O function

# 4. Clock Tree Configuration



# 5. Software Project

### 5.1. Project Settings

Name	Value		
Project Name F429ZI_FreeRTOS_Template			
Project Folder	/home/ladeveze/workspace/sandbox/campus-numerique/nucelo-		
Toolchain / IDE	TrueSTUDIO		
Firmware Package Name and Version	STM32Cube FW_F4 V1.24.0		

### 5.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	

# 6. Power Consumption Calculator report

#### 6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F429/439
MCU	STM32F429ZITx
Datasheet	024030_Rev9

#### 6.2. Parameter Selection

Temperature	25
Vdd	3.6

# 7. IPs and Middleware Configuration 7.1. ETH

Mode: RMII

#### 7.1.1. Parameter Settings:

**Advanced : Ethernet Media Configuration:** 

Auto Negotiation Enabled

**General: Ethernet Configuration:** 

Ethernet MAC Address 00:80:E1:00:00:00

PHY Address 1

**Ethernet Basic Configuration:** 

Rx Mode Polling Mode
TX IP Header Checksum Computation By hardware

#### 7.1.2. Advanced Parameters:

#### **External PHY Configuration:**

PHY LAN8742A\_PHY\_ADDRESS

PHY Address Value

PHY Reset delay these values are based on a 1 ms

Systick interrupt

0x000000FF \*

PHY Configuration delay

PHY Read TimeOut

Ox0000FFF \*

PHY Write TimeOut

Ox0000FFF \*

#### **Common: External PHY Configuration:**

Transceiver Basic Control Register 0x00 \* Transceiver Basic Status Register 0x01 \* **PHY Reset** 0x8000 \* Select loop-back mode 0x4000 \* Set the full-duplex mode at 100 Mb/s 0x2100 \* Set the half-duplex mode at 100 Mb/s 0x2000 \* Set the full-duplex mode at 10 Mb/s 0x0100 \* Set the half-duplex mode at 10 Mb/s 0x0000 \* Enable auto-negotiation function 0x1000 \* Restart auto-negotiation function 0x0200 \* Select the power down mode 0x0800 \* Isolate PHY from MII 0x0400 \*

Auto-Negotiation process completed 0x0020 \*
Valid link established 0x0004 \*

Jabber condition detected 0x0002 \*

**Extended: External PHY Configuration:** 

PHY special control/status register Offset

Ox1F \*

PHY Speed mask

Ox0004 \*

PHY Duplex mask

Ox0010 \*

PHY Interrupt Source Flag register Offset

Ox001D \*

PHY Link down inturrupt

Ox000B \*

#### 7.2. GFXSIMULATOR

#### 7.2.1. Simulator Graphic:

#### 7.3. RCC

High Speed Clock (HSE): BYPASS Clock Source Low Speed Clock (LSE): Crystal/Ceramic Resonator

7.3.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Instruction Cache Enabled
Prefetch Buffer Enabled
Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

**RCC Parameters:** 

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

**Power Parameters:** 

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

Power Over Drive Disabled

#### 7.4. SYS

**Debug: Serial Wire** 

**Timebase Source: TIM2** 

#### 7.5. TIM3

**Clock Source: Internal Clock** 

7.5.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) 0
Counter Mode Up
Counter Period (AutoReload Register - 16 bits value ) 0

Internal Clock Division (CKD)

auto-reload preload

Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

#### 7.6. TIM4

**Clock Source: Internal Clock** 

7.6.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 0

Internal Clock Division (CKD)

No Division

auto-reload preload

Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit) Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

#### 7.7. USART3

**Mode: Asynchronous** 

7.7.1. Parameter Settings:

**Basic Parameters:** 

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

**Advanced Parameters:** 

Data Direction Receive and Transmit

Over Sampling 16 Samples

#### 7.8. FREERTOS

Interface: CMSIS\_V1

#### 7.8.1. Config parameters:

API:

FreeRTOS API CMSIS v1

Versions:

FreeRTOS version 10.0.1 CMSIS-RTOS version 1.02

Kernel settings:

USE\_PREEMPTION Enabled

CPU\_CLOCK\_HZ SystemCoreClock

1000 TICK\_RATE\_HZ MAX\_PRIORITIES 7 128 MINIMAL\_STACK\_SIZE MAX\_TASK\_NAME\_LEN 16 USE\_16\_BIT\_TICKS Disabled Enabled IDLE\_SHOULD\_YIELD USE\_MUTEXES Enabled USE\_RECURSIVE\_MUTEXES Disabled

QUEUE\_REGISTRY\_SIZE 8

USE\_APPLICATION\_TASK\_TAG Disabled
ENABLE\_BACKWARD\_COMPATIBILITY Enabled
USE\_PORT\_OPTIMISED\_TASK\_SELECTION Enabled
USE\_TICKLESS\_IDLE Disabled
USE\_TASK\_NOTIFICATIONS Enabled
RECORD\_STACK\_HIGH\_ADDRESS Disabled

Memory management settings:

USE\_COUNTING\_SEMAPHORES

Memory AllocationDynamicTOTAL\_HEAP\_SIZE15360Memory Management schemeheap\_4

Disabled

#### Hook function related definitions:

USE\_IDLE\_HOOK Disabled
USE\_TICK\_HOOK Disabled
USE\_MALLOC\_FAILED\_HOOK Disabled
USE\_DAEMON\_TASK\_STARTUP\_HOOK Disabled
CHECK\_FOR\_STACK\_OVERFLOW Disabled

#### Run time and task stats gathering related definitions:

GENERATE\_RUN\_TIME\_STATS Disabled
USE\_TRACE\_FACILITY Disabled
USE\_STATS\_FORMATTING\_FUNCTIONS Disabled

#### Co-routine related definitions:

USE\_CO\_ROUTINES Disabled MAX\_CO\_ROUTINE\_PRIORITIES 2

#### Software timer definitions:

USE\_TIMERS Disabled

#### Interrupt nesting behaviour configuration:

LIBRARY\_LOWEST\_INTERRUPT\_PRIORITY 15
LIBRARY\_MAX\_SYSCALL\_INTERRUPT\_PRIORITY 5

#### 7.8.2. Include parameters:

#### Include definitions:

vTaskPrioritySet Enabled Enabled uxTaskPriorityGet vTaskDelete Enabled vTaskCleanUpResources Disabled Enabled vTaskSuspend vTaskDelayUntil Disabled Enabled vTaskDelay xTaskGetSchedulerState Enabled xTaskResumeFromISR Enabled xQueueGetMutexHolder Disabled xSemaphoreGetMutexHolder Disabled pcTaskGetTaskName Disabled uxTaskGetStackHighWaterMarkDisabled xTaskGetCurrentTaskHandle Disabled eTaskGetState Disabled  $x \\ Event Group Set Bit From ISR$ Disabled xTimerPendFunctionCall Disabled xTaskAbortDelay Disabled Disabled xTaskGetHandle

F429ZI_FreeRT0	OS_Template	Project
	Configuration	Report

* User modified value		

# 8. System Configuration

## 8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ETH	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_MDC [LAN8742A- CZ-TR_MDC]
	PA1	ETH_REF_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	RMII_REF_CLK [LAN8742A-CZ- TR_REFCLK0]
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_MDIO [LAN8742A- CZ-TR_MDIO]
	PA7	ETH_CRS_DV	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_CRS_DV [LAN8742A-CZ- TR_CRS_DV]
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_RXD0 [LAN8742A- CZ-TR_RXD0]
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_RXD1 [LAN8742A- CZ-TR_RXD1]
	PB13	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_TXD1 [LAN8742A- CZ-TR_TXD1]
	PG11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_TX_EN [LAN8742A- CZ-TR_TXEN]
	PG13	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_TXD0 [LAN8742A- CZ-TR_TXD0]
RCC	PC14/OSC3 2_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15/OSC3 2_OUT	RCC_OSC32_O UT	n/a	n/a	n/a	
	PH0/OSC_I	RCC_OSC_IN	n/a	n/a	n/a	MCO [STM32F103CBT6_PA8]
	PH1/OSC_O UT	RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	TMS
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	тск
USART3	PD8	USART3_TX	Alternate Function Push Pull	Pull-up	Very High	USART3_TX
	PD9	USART3_RX	Alternate Function Push Pull	Pull-up	Very High	USART3_RX

# F429ZI\_FreeRTOS\_Template Project Configuration Report

IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
GPIO	PC13	GPIO_EXTI13	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	USER_Btn [B1]
	PB14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD3 [Red]
	PC9	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD1 [Green]
	PB7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD2 [Blue]

## 8.2. DMA configuration

DMA request	Stream	Direction	Priority
USART3_RX	DMA1_Stream1	Peripheral To Memory	Low

### USART3\_RX: DMA1\_Stream1 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable \*

Peripheral Data Width: Byte
Memory Data Width: Byte

## 8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
DMA1 stream1 global interrupt	true	5	0
TIM2 global interrupt	true	0	0
TIM3 global interrupt	true	5	0
EXTI line[15:10] interrupts	true	5	0
Ethernet global interrupt	true	5	0
Ethernet wake-up interrupt through EXTI line 19	true	5	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
TIM4 global interrupt	unused		
USART3 global interrupt	unused		
FPU global interrupt	unused		

<sup>\*</sup> User modified value

# 9. Software Pack Report