

1. Description

1.1. Project

| | |
|-----------------|--------------------------|
| Project Name | F429ZI_FreeRTOS_Template |
| Board Name | NUCLEO-F429ZI |
| Generated with: | STM32CubeMX 5.1.0 |
| Date | 04/18/2019 |

1.2. MCU

| | |
|----------------|---------------|
| MCU Series | STM32F4 |
| MCU Line | STM32F429/439 |
| MCU name | STM32F429ZITx |
| MCU Package | LQFP144 |
| MCU Pin number | 144 |



3. Pins Configuration


| Pin Number LQFP144 | Pin Name (function after reset) | Pin Type | Alternate Function(s) | Label |
|-----------------------|---------------------------------------|----------|--------------------------|--|
| 6 | VBAT | Power | | |
| 7 | PC13 | I/O | GPIO_EXTI13 | USER_Btn [B1] |
| 16 | VSS | Power | | |
| 17 | VDD | Power | | |
| 25 | NRST | Reset | | |
| 27 | PC1 | I/O | ETH_MDC | RMII_MDC [LAN8742A-CZ- TR_MDC] |
| 30 | VDD | Power | | |
| 31 | VSSA | Power | | |
| 32 | VREF+ | Power | | |
| 33 | VDDA | Power | | |
| 35 | PA1 | I/O | ETH_REF_CLK | RMII_REF_CLK [LAN8742A-CZ- TR_REFCLK0] |
| 36 | PA2 | I/O | ETH_MDIO | RMII_MDIO [LAN8742A-CZ- TR_MDIO] |
| 38 | VSS | Power | | |
| 39 | VDD | Power | | |
| 43 | PA7 | I/O | ETH_CRS_DV | RMII_CRS_DV [LAN8742A- CZ-TR_CRS_DV] |
| 44 | PC4 | I/O | ETH_RXD0 | RMII_RXD0 [LAN8742A-CZ- TR_RXD0] |
| 45 | PC5 | I/O | ETH_RXD1 | RMII_RXD1 [LAN8742A-CZ- TR_RXD1] |
| 46 | PB0 * | I/O | ETH_RXD2 | ETH_RXD2 |
| 51 | VSS | Power | | |
| 52 | VDD | Power | | |
| 61 | VSS | Power | | |
| 62 | VDD | Power | | |
| 71 | VCAP_1 | Power | | |
| 72 | VDD | Power | | |
| 74 | PB13 | I/O | ETH_TXD1 | RMII_TXD1 [LAN8742A-CZ- TR_TXD1] |
| 75 | PB14 ** | I/O | GPIO_Output | LD3 [Red] |
| 77 | PD8 * | I/O | USART3_TX | USART3_TX |
| 78 | PD9 * | I/O | USART3_RX | USART3_RX |
| 83 | VSS | Power | | |

| Pin Number LQFP144 | Pin Name (function after reset) | Pin Type | Alternate Function(s) | Label |
|-----------------------|---------------------------------------|----------|--------------------------|--------------------------------------|
| 84 | VDD | Power | | |
| 94 | VSS | Power | | |
| 95 | VDD | Power | | |
| 105 | PA13 | I/O | SYS_JTMS-SWDIO | TMS |
| 106 | VCAP_2 | Power | | |
| 107 | VSS | Power | | |
| 108 | VDD | Power | | |
| 109 | PA14 | I/O | SYS_JTCK-SWCLK | TCK |
| 120 | VSS | Power | | |
| 121 | VDD | Power | | |
| 126 | PG11 | I/O | ETH_TX_EN | RMII_TX_EN [LAN8742A- CZ-TR_TXEN] |
| 128 | PG13 | I/O | ETH_TXD0 | RMII_TXD0 [LAN8742A-CZ- TR_TXD0] |
| 130 | VSS | Power | | |
| 131 | VDD | Power | | |
| 137 | PB7 ** | I/O | GPIO_Output | LD2 [Blue] |
| 138 | BOOT0 | Boot | | |
| 143 | PDR_ON | Reset | | |
| 144 | VDD | Power | | |

** The pin is affected with an I/O function

* The pin is affected with a peripheral function but no peripheral mode is activated

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

| Name | Value |
|-----------------------------------|---|
| Project Name | F429ZI_FreeRTOS_Template |
| Project Folder | /home/ladeveze/workspace/sandbox/campus-numerique/nucelo- |
| Toolchain / IDE | TrueSTUDIO |
| Firmware Package Name and Version | STM32Cube FW_F4 V1.24.0 |

5.2. Code Generation Settings

| Name | Value |
|---|---------------------------------------|
| STM32Cube Firmware Library Package | Copy only the necessary library files |
| Generate peripheral initialization as a pair of '.c/.h' files | Yes |
| Backup previously generated files when re-generating | No |
| Delete previously generated files when not re-generated | Yes |
| Set all free pins as analog (to optimize the power consumption) | No |

6. Power Consumption Calculator report

6.1. Microcontroller Selection

| | |
|-----------|---------------|
| Series | STM32F4 |
| Line | STM32F429/439 |
| MCU | STM32F429ZITx |
| Datasheet | 024030_Rev9 |

6.2. Parameter Selection

| | |
|-------------|-----|
| Temperature | 25 |
| Vdd | 3.6 |

7. IPs and Middleware Configuration

7.1. ETH

Mode: RMII

7.1.1. Parameter Settings:

Advanced : Ethernet Media Configuration:

Auto Negotiation Enabled

General : Ethernet Configuration:

Ethernet MAC Address 00:80:E1:00:00:00

PHY Address 0 *

Ethernet Basic Configuration:

Rx Mode Polling Mode

TX IP Header Checksum Computation By hardware

7.1.2. Advanced Parameters:

External PHY Configuration:

PHY LAN8742A_PHY_ADDRESS

PHY Address Value 0

PHY Reset delay these values are based on a 1 ms
Systick interrupt 0x000000FF *

PHY Configuration delay 0x00000FFF *

PHY Read TimeOut 0x0000FFFF *

PHY Write TimeOut 0x0000FFFF *

Common : External PHY Configuration:

Transceiver Basic Control Register 0x00 *

Transceiver Basic Status Register 0x01 *

PHY Reset 0x8000 *

Select loop-back mode 0x4000 *

Set the full-duplex mode at 100 Mb/s 0x2100 *

Set the half-duplex mode at 100 Mb/s 0x2000 *

Set the full-duplex mode at 10 Mb/s 0x0100 *

Set the half-duplex mode at 10 Mb/s 0x0000 *

Enable auto-negotiation function 0x1000 *

Restart auto-negotiation function 0x0200 *

Select the power down mode 0x0800 *

Isolate PHY from MII 0x0400 *

| | |
|------------------------------------|----------|
| Auto-Negotiation process completed | 0x0020 * |
| Valid link established | 0x0004 * |
| Jabber condition detected | 0x0002 * |

Extended : External PHY Configuration:

| | |
|--|----------|
| PHY special control/status register Offset | 0x1F * |
| PHY Speed mask | 0x0004 * |
| PHY Duplex mask | 0x0010 * |
| PHY Interrupt Source Flag register Offset | 0x001D * |
| PHY Link down interrupt | 0x000B * |

7.2. GFXSIMULATOR

7.2.1. Simulator Graphic:

7.3. RCC

7.3.1. Parameter Settings:

System Parameters:

| | |
|-------------------|--------------------|
| VDD voltage (V) | 3.3 |
| Instruction Cache | Enabled |
| Prefetch Buffer | Enabled |
| Data Cache | Enabled |
| Flash Latency(WS) | 1 WS (2 CPU cycle) |

RCC Parameters:

| | |
|--------------------------------|----------|
| HSI Calibration Value | 16 |
| TIM Prescaler Selection | Disabled |
| HSE Startup Timeout Value (ms) | 100 |
| LSE Startup Timeout Value (ms) | 5000 |

Power Parameters:

| | |
|-------------------------------|---------------------------------|
| Power Regulator Voltage Scale | Power Regulator Voltage Scale 3 |
| Power Over Drive | Disabled |

7.4. SYS

Debug: Serial Wire

Timebase Source: TIM2

7.5. TIM3

Clock Source : Internal Clock

7.5.1. Parameter Settings:

Counter Settings:

| | |
|---|-------------|
| Prescaler (PSC - 16 bits value) | 0 |
| Counter Mode | Up |
| Counter Period (AutoReload Register - 16 bits value) | 0 |
| Internal Clock Division (CKD) | No Division |
| auto-reload preload | Disable |

Trigger Output (TRGO) Parameters:

| | |
|-----------------------------|--|
| Master/Slave Mode (MSM bit) | Disable (Trigger input effect not delayed) |
| Trigger Event Selection | Reset (UG bit from TIMx_EGR) |

7.6. TIM4

Clock Source : Internal Clock

7.6.1. Parameter Settings:

Counter Settings:

| | |
|---|-------------|
| Prescaler (PSC - 16 bits value) | 0 |
| Counter Mode | Up |
| Counter Period (AutoReload Register - 16 bits value) | 0 |
| Internal Clock Division (CKD) | No Division |
| auto-reload preload | Disable |

Trigger Output (TRGO) Parameters:

| | |
|-----------------------------|--|
| Master/Slave Mode (MSM bit) | Disable (Trigger input effect not delayed) |
| Trigger Event Selection | Reset (UG bit from TIMx_EGR) |

7.7. FREERTOS

Interface: CMSIS_V1

7.7.1. Config parameters:

API:

| | |
|--------------|----------|
| FreeRTOS API | CMSIS v1 |
|--------------|----------|

Versions:

| | |
|------------------|--------|
| FreeRTOS version | 10.0.1 |
|------------------|--------|

CMSIS-RTOS version 1.02

Kernel settings:

| | |
|-----------------------------------|-----------------|
| USE_PREEMPTION | Enabled |
| CPU_CLOCK_HZ | SystemCoreClock |
| TICK_RATE_HZ | 1000 |
| MAX_PRIORITIES | 7 |
| MINIMAL_STACK_SIZE | 128 |
| MAX_TASK_NAME_LEN | 16 |
| USE_16_BIT_TICKS | Disabled |
| IDLE_SHOULD_YIELD | Enabled |
| USE_MUTEXES | Enabled |
| USE_RECURSIVE_MUTEXES | Disabled |
| USE_COUNTING_SEMAPHORES | Disabled |
| QUEUE_REGISTRY_SIZE | 8 |
| USE_APPLICATION_TASK_TAG | Disabled |
| ENABLE_BACKWARD_COMPATIBILITY | Enabled |
| USE_PORT_OPTIMISED_TASK_SELECTION | Enabled |
| USE_TICKLESS_IDLE | Disabled |
| USE_TASK_NOTIFICATIONS | Enabled |
| RECORD_STACK_HIGH_ADDRESS | Disabled |

Memory management settings:

| | |
|--------------------------|---------|
| Memory Allocation | Dynamic |
| TOTAL_HEAP_SIZE | 15360 |
| Memory Management scheme | heap_4 |

Hook function related definitions:

| | |
|------------------------------|----------|
| USE_IDLE_HOOK | Disabled |
| USE_TICK_HOOK | Disabled |
| USE_MALLOC_FAILED_HOOK | Disabled |
| USE_DAEMON_TASK_STARTUP_HOOK | Disabled |
| CHECK_FOR_STACK_OVERFLOW | Disabled |

Run time and task stats gathering related definitions:

| | |
|--------------------------------|----------|
| GENERATE_RUN_TIME_STATS | Disabled |
| USE_TRACE_FACILITY | Disabled |
| USE_STATS_FORMATTING_FUNCTIONS | Disabled |

Co-routine related definitions:

| | |
|---------------------------|----------|
| USE_CO_ROUTINES | Disabled |
| MAX_CO_ROUTINE_PRIORITIES | 2 |

Software timer definitions:

| | |
|------------|----------|
| USE_TIMERS | Disabled |
|------------|----------|

Interrupt nesting behaviour configuration:

| | |
|--|----|
| LIBRARY_LOWEST_INTERRUPT_PRIORITY | 15 |
| LIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY | 5 |

7.7.2. Include parameters:

Include definitions:

| | |
|-----------------------------|----------|
| vTaskPrioritySet | Enabled |
| uxTaskPriorityGet | Enabled |
| vTaskDelete | Enabled |
| vTaskCleanUpResources | Disabled |
| vTaskSuspend | Enabled |
| vTaskDelayUntil | Disabled |
| vTaskDelay | Enabled |
| xTaskGetSchedulerState | Enabled |
| xTaskResumeFromISR | Enabled |
| xQueueGetMutexHolder | Disabled |
| xSemaphoreGetMutexHolder | Disabled |
| pcTaskGetTaskName | Disabled |
| uxTaskGetStackHighWaterMark | Disabled |
| xTaskGetCurrentTaskHandle | Disabled |
| eTaskGetState | Disabled |
| xEventGroupSetBitFromISR | Disabled |
| xTimerPendFunctionCall | Disabled |
| xTaskAbortDelay | Disabled |
| xTaskGetHandle | Disabled |

* User modified value

8. System Configuration

8.1. GPIO configuration

| IP | Pin | Signal | GPIO mode | GPIO pull/up pull down | Max Speed | User Label |
|-----------------------|------|----------------|--|-----------------------------|-------------|---------------------------------------|
| ETH | PC1 | ETH_MDC | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_MDC [LAN8742A-CZ-TR_MDC] |
| | PA1 | ETH_REF_CLK | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_REF_CLK [LAN8742A-CZ-TR_REFCLK0] |
| | PA2 | ETH_MDIO | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_MDIO [LAN8742A-CZ-TR_MDIO] |
| | PA7 | ETH_CRS_DV | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_CRS_DV [LAN8742A-CZ-TR_CRS_DV] |
| | PC4 | ETH_RXD0 | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_RXD0 [LAN8742A-CZ-TR_RXD0] |
| | PC5 | ETH_RXD1 | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_RXD1 [LAN8742A-CZ-TR_RXD1] |
| | PB13 | ETH_TXD1 | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_TXD1 [LAN8742A-CZ-TR_TXD1] |
| | PG11 | ETH_TX_EN | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_TX_EN [LAN8742A-CZ-TR_TXEN] |
| | PG13 | ETH_TXD0 | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | RMII_TXD0 [LAN8742A-CZ-TR_TXD0] |
| SYS | PA13 | SYS_JTMS-SWDIO | n/a | n/a | n/a | TMS |
| | PA14 | SYS_JTCK-SWCLK | n/a | n/a | n/a | TCK |
| Single Mapped Signals | PB0 | ETH_RXD2 | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | ETH_RXD2 |
| | PD8 | USART3_TX | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | USART3_TX |
| | PD9 | USART3_RX | Alternate Function Push Pull | No pull-up and no pull-down | Very High * | USART3_RX |
| GPIO | PC13 | GPIO_EXTI13 | External Interrupt Mode with Rising edge trigger detection | No pull-up and no pull-down | n/a | USER_Btn [B1] |
| | PB14 | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | LD3 [Red] |
| | PB7 | GPIO_Output | Output Push Pull | No pull-up and no pull-down | Low | LD2 [Blue] |

8.2. DMA configuration

nothing configured in DMA service

8.3. NVIC configuration

| Interrupt Table | Enable | Preenmption Priority | SubPriority |
|---|--------|----------------------|-------------|
| Non maskable interrupt | true | 0 | 0 |
| Hard fault interrupt | true | 0 | 0 |
| Memory management fault | true | 0 | 0 |
| Pre-fetch fault, memory access fault | true | 0 | 0 |
| Undefined instruction or illegal state | true | 0 | 0 |
| System service call via SWI instruction | true | 0 | 0 |
| Debug monitor | true | 0 | 0 |
| Pendable request for system service | true | 15 | 0 |
| System tick timer | true | 15 | 0 |
| TIM2 global interrupt | true | 0 | 0 |
| TIM3 global interrupt | true | 5 | 0 |
| TIM4 global interrupt | true | 5 | 0 |
| EXTI line[15:10] interrupts | true | 5 | 0 |
| Ethernet global interrupt | true | 5 | 0 |
| PVD interrupt through EXTI line 16 | unused | | |
| Flash global interrupt | unused | | |
| RCC global interrupt | unused | | |
| Ethernet wake-up interrupt through EXTI line 19 | unused | | |
| FPU global interrupt | unused | | |

* User modified value

9. Software Pack Report