

Tutorial of baseline algorithm

The baseline algorithm utilizes pattern simulation and observes the simulation signatures to generate patch function. We first use the example in Section V to demonstrate the algorithm.

- First, introduce input patterns into both $F.v$ and $G.v$, run simulation, and build up simulation tables of $F.v$ with $t_0 = 0$, $F.v$ with $t_0 = 1$, and $G.v$, respectively. Here we exhaustively simulate all pattern combinations and record simulation values of all nodes.




Fig. 3. Exhaustive simulation results of $F.v$ and $G.v$.

a	b	c	g1	g2	g3	t ₀	y1 _F	y2 _F
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	0	0
0	1	0	0	0	0	0	0	0
0	1	1	0	1	0	0	0	0
1	0	0	0	1	1	0	0	1
1	0	1	0	0	0	0	0	0
1	1	0	1	1	0	0	1	0
1	1	1	1	0	0	0	0	0

a	b	c	g1	g2	g3	t ₀	y1 _F	y2 _F
0	0	0	0	0	1	1	0	1
0	0	1	0	1	0	1	0	1
0	1	0	0	0	0	1	0	0
0	1	1	0	1	0	1	0	1
1	0	0	0	1	1	1	0	1
1	0	1	0	0	0	1	0	0
1	1	0	1	1	0	1	1	1
1	1	1	1	0	0	1	0	1

a	b	c	y1 _G	y2 _G
0	0	0	0	1
0	0	1	0	1
0	1	0	0	0
0	1	1	0	1
1	0	0	0	1
1	0	1	0	0
1	1	0	1	1
1	1	1	0	1

Fig. 4. Simulation tables for $F.v$ with $t_0 = 0$, $F.v$ with $t_0 = 1$, and $G.v$, respectively.

- Observe the simulation values at primary outputs. As shown in Fig. 4, we can find that $y1$ between $F.v$ and $G.v$ are equivalent but $y2$ are not equivalent under some patterns.
- Observe the values at $y2$ and t_0 in tables. As shown in Fig. 5, when observing the table of $F.v$ with $t_0 = 0$, we can find that the values of t_0 should be changed to 1 under the patterns $S_{on} = \{(a, b, c) = (0, 0, 1), (0, 1, 1), (1, 1, 0), (1, 1, 1)\}$ to fix the output value of $y2$ for equivalence (you can use simulation again to verify this). On the other hand when observing the table with $t_0 = 1$, we can find that the values of t_0 should be changed to 0 under the patterns $S_{off} = \{(0, 1, 0), (1, 0, 1)\}$ for equivalence. Note that we must check that S_{on} and S_{off} should not have intersection, i.e., conflicts. If the intersection is not empty, it means that you cannot generate patch at the target point with these patterns. Finally, t_0 is don't care under patterns $S_{dc} = \{(0, 0, 0), (1, 0, 0)\}$ since $y2$ of $F.v$ is equivalent to $y2$ of $G.v$ no matter what value t_0 is under these patterns.

a	b	c	g1	g2	g3	t ₀	y2 _F
0	0	0	0	0	1	0	1
0	0	1	0	1	0	0→1	0→1
0	1	0	0	0	0	0	0
0	1	1	0	1	0	0→1	0→1
1	0	0	0	1	1	0	1
1	0	1	0	0	0	0	0
1	1	0	1	1	0	0→1	0→1
1	1	1	1	0	0	0→1	0→1

a	b	c	g1	g2	g3	t ₀	y2 _F
0	0	0	0	0	1	1	1
0	0	1	0	1	0	1	1
0	1	0	0	0	0	1→0	1→0
0	1	1	0	1	0	1	1
1	0	0	0	1	1	1	1
1	0	1	0	0	0	1→0	1→0
1	1	0	1	1	0	1	1
1	1	1	1	0	0	1	1

Fig. 5. Figure out S_{on} , S_{off} , and S_{dc} for t_0 .

- Integrate the information acquired from step (c) and build up a new simulation table Table I for new behavior of t_0 , as shown in Fig. 6. Now we can synthesize a patch circuit according to Table I.

a	b	c	g1	g2	g3	t ₀
0	0	0	0	0	1	X
0	0	1	0	1	0	1
0	1	0	0	0	0	0
0	1	1	0	1	0	1
1	0	0	0	1	1	X
1	0	1	0	0	0	0
1	1	0	1	1	0	1
1	1	1	1	0	0	1

Fig. 6. Table I.

- Here we choose $g1$ and $g2$ as the base nodes, so the table can be transformed to Table II, as shown in Fig. 7. Note that we must check whether there are conflicts on the values of t_0 . If conflict exists, you should try other base node combination.

a	b	c	g1	g2	g3	t ₀
0	0	0	0	0	1	X
0	0	1	0	1	0	1
0	1	0	0	0	0	0
0	1	1	0	1	0	1
1	0	0	0	1	1	X
1	0	1	0	0	0	0
1	1	0	1	1	0	1
1	1	1	1	0	0	1

g1	g2	t ₀
0	0	X
0	1	1
0	0	0
0	1	1
0	1	X
0	0	0
1	1	1
1	0	1

g1	g2	t ₀
0	0	0
0	1	1
1	0	1
1	1	1

Fig. 7. Table II.

- Finally, we synthesize Table II and obtain the patch $t_0 = g1 \text{ OR } g2$, as shown in Fig. 8.




Fig. 8. Synthesize the patch $t_0 = g1 \text{ OR } g2$ according to Table II.

- Considering practicability, we can use random patterns instead of exhaustive patterns to generate patch. After simulation, in the synthesis phase, we only consider existing pattern combination, and view the others as don't cares. For the example shown in Fig. 9, we can still obtain the same patch as that generated at step (f), i.e., $t_0 = g1 \text{ OR } g2$. Since the random patterns may not be complete enough for a right patch, you must check the equivalence after patching. If not equivalent, consider more patterns.




Fig. 9. The example with random simulation.

Algorithm

```

Algorithm: Patch_Generation_Single_Fix( $F, G$ )

    //Assume there is only one target point  $t_0$ 
01: Simulate input patterns for circuits  $\{F(t_0 = 0), F(t_0 = 1), G\}$ ; // exhaustive or random; step (a)
02: Build up the simulation tables  $\{T_{(F, t_0 = 0)}, T_{(F, t_0 = 1)}, T_G\}$  for  $\{F(t_0 = 0), F(t_0 = 1), G\}$ , respectively; // step (a)
03: Observe output values in  $\{T_{(F, t_0 = 0)}, T_{(F, t_0 = 1)}, T_G\}$  and mark the NEQ bits in  $\{T_{(F, t_0 = 0)}, T_{(F, t_0 = 1)}\}$ ; // step (b)
04: Generate  $\{S_{on}, S_{off}, S_{dc}\}$  for  $t_0$ ; // step (c)
    // by flipping  $t_0$  values at NEQ bits in  $\{T_{(F, t_0 = 0)}, T_{(F, t_0 = 1)}\}$  and validating through re-simulation
    //  $S_{on}$ : the pattern set where  $t_0$  should be 1 for EQ
    //  $S_{off}$ : the pattern set where  $t_0$  should be 0 for EQ
    //  $S_{dc}$ : the pattern set where  $t_0$  can be either 1 or 0
05: if  $S_{on} \cap S_{off}$  is  $\emptyset$  do
06:   Build up simulation table  $T_{new\_t_0}$  for new behavior of  $t_0$  based on  $\{S_{on}, S_{off}, S_{dc}\}$ ; // step (d)
07:   repeat
08:     Choose base nodes  $B$ ; // your method
09:     Transform table  $T_{new\_t_0}$  to  $T_{base\_node}$  based on  $B$ ; // step (e)
10:     if  $T_{base\_node}$  has conflict do
11:       continue;
12:     end if
13:     Synthesize patch  $R$  based on  $T_{base\_node}$ ; // your method; step (f)
14:     break;
15:   end repeat
16:   return  $R$ ;
17: end if
18: return Fail.
  
```