======

1111111

# Task 5: Operational Amplifiers: Feedback and Stability

Optical Uplink

Joseph Arsenault Ryan Dufour Phil Robb

#### Abstract

The design, simulation and construction of a differential amplifier circuit (developed in task 4) with feedback is described. In this task a multistage op-amp with a class B output amplifier will be developed, simulated and constructed. The required differential voltage gain for this circuit is  $200 \frac{V}{V}$  while driving the smallest load possible. The uncompensated unity gain is required to be larger than 150 kHz. The gain was measured at 63.3 dB while unloaded. The smallest value for the load resistor which caused a 3 dB drop in gain was found to be 500  $\Omega$ , with a gain measured at 66.33 dB. The unity gain uncompensated unity gain frequency was measured at 170 kHz.

Electrical and Computer Engineering
University of Maine
ECE - 343
April 23, 2018



### Contents

1	Introduction	1
2	Circuit Development	1
3	Experimental Implementation	5
	iiiiiiii HEAD Discussion	8
5	Conclusion	9
	=====4= Discussion	9
5	Conclusion	10
ίi	¿¿¿¿ dd96fee8943853baf7c0472f8139d9fe0446fb8f	

# List of Figures

1	Sample experimental circuit demonstrating feedback	1
2	Simulated Circuit	2
3	Sweep values of load resistor vs gain	3
4	Gain with 900 $\Omega$ load resistance	3
5	Phase plot with 900 $\Omega$ load resistance	4
6	Experimental range of operation	5
7	Experimental range of operation	6
iiiiiii H	EAD	
8	Gain and phase of loaded amplifier	6
9	Gain and phase of loaded amplifier with frequency compensation	7
10	Gain and phase of inverting amplifier	7
11	Gain and phase of inverting amplifier	8
12	Harmonic spectrum of amplifier	8
====	===	
8	Common mode gain, Acm at 1V	6
9	Common mode gain, Acm at 1V	7
10	Gain of inverting amplifier	7
11	Common mode gain, Acm at 1V	8
12	Harmonic spectrum of amplifier	8
13	Gain of non-inverting amplifier	9
14	Common mode gain, Acm at 1V	9
111111	$\label{eq:dd96fee8943853baf7c0472f8139d9fe0446fb8f} dd96fee8943853baf7c0472f8139d9fe0446fb8f$	
List	of Tables	
1	Task 5 Specifications	1
2	Current values from simulated circuit	4

3	Current values from simulated circuit	4
4	Experimental DC values	5
iiiiiii HI	EAD	
5	Current and voltage values from simulated vs experimental circuit	9
====	===	
5	BJT and NMOS comparison	10
1111111	${\rm dd}96{\rm fee}8943853{\rm baf}7{\rm c}0472{\rm f}8139{\rm d}9{\rm fe}0446{\rm fb}8{\rm f}$	

#### 1 Introduction

This report describes the design, construction, and analysis of negative feedback for an operational amplifier. This is achieved using resistors attached to and across certain nodes in the op amp in Figure 1




Figure 1: Sample experimental circuit demonstrating feedback

Operational amplifiers serve an integral building block for modern electronics. Op amps provide large gain with various configuration schema. This allows the circuit designer to use the op amp in different topologies and achieve different results, all without modifying the op amp circuit itself. In addition, an op amp provides significant gain while maintaining stability, this is where the output stage comes in. The output stage allows design to accommodate for non-controllable factors such as transistor mismatch and temperature variation. The objective of this lab is to apply feedback to the op amp so that the op amp achieves the specifications as seen in Table 1

Specifications	
Power	±5V
Output Stage	$\geq 500\Omega$
Bias Current	$400 \ \mu A$
Overall Voltage Gain	$\geq 200 V/V (46 dB)$
CMRR	≥ 60dB
Output Voltage Swing	$> \pm 2V$

Table 1: Task 5 Specifications

Section 2 of this report describes the design, and when relevant, the simulations of the experiments. Experimental results and implementation are addressed in Section 3, including reasoning as to why a different circuit than the one outlined previously was constructed. A discussion of the results, sources of error, and areas of possible improvement are outlined in Section 4. Section 5 concludes this report.

#### 2 Circuit Development

This section covers the design choices associated with the actively loaded differential amplifier with cascoded current mirror and a class B amplifier for an output stage. Frequency compensation will also be

considered in the development to ensure stability.

The circuit that was developed in task 4 will be used for the purposes of this circuit development section. The output stage will be added in this task which will be a class B amplifier. The class B amplifier will consist of a 2n3904 NPN BJT and a 2n3906 PNP BJT. The simulations were conducted in Microcap 10. As these schematics are difficult to read, a set of schematics with identical values and components were created in Eagle by Autodesk. The simulated schematic can be seen in Figure 2 below.




Figure 2: Simulated Circuit

The value of 13 k $\Omega$  was taken from the previous lab which gave a reference current of 401  $\mu$ A. There are several specifications to meet, or at least come near for the completion of this task. The unity gain frequency should be above 150 kHz. A small load resistance of 500  $\Omega$  or less should cause a drop of 3 dB from the unloaded gain. Lastly, the gain needs to be high than 200  $\frac{V}{V}$  or 46 dB. The equation for closed loop gain is shown below in equation 1.

$$A_f(j\omega) = \frac{x_o}{x_i} = \frac{A_f(j\omega)}{1 + A_f(j\omega)\beta} \tag{1}$$

The part of the denominator,  $A_f(j\omega)\beta$  is the actual loop gain for the amplifier, which it is much greater than one, then the closed loop gain is approximately  $\frac{1}{\beta}$ . The value of  $\beta$  in this case was found to be  $21\frac{V}{V}$ . The value for the resistor at the source of the ALD1106 NMOS, RS, was found to be 1.1k in the previous lab, and yielded similar results for this simulation, as it gave the appropriate offset nulling at the base of the BJTs at approximately zero volts. This will allow the amplifier to have it's maximum amount of gain.

The output of the amplifier met the specifications as it was simulated to have a 63.3 dB gain. To find the smallest load resistor that the amplifier could drive, Microcap 11 was used to do a sweep of load resistor values from 250  $\Omega$  to 2.5 k $\Omega$ . The goal is to find the load resistor value that will cause a 3 dB drop from the unloaded gain, which would be 60.3 dB, or at least a value close to that. The result can be seen in Figure 3 below.




Figure 3: Sweep values of load resistor vs gain

It was found that the load of approximately 900  $\Omega$  caused a 3 dB drop in gain. A load of 500  $\Omega$  caused a 6 dB drop. Therefore, 900 is the smallest load the circuit can drive according to the simulation. Using this value for the load, a simulation was conducted and the resulting data was exported to Matlab to plot. The gain verses frequency plot at a 900  $\Omega$  load resistance is seen below in Figure 4. During this simulation, the capacitor at the collector of the 2n3906 (used for frequency compensation) was found to work at any value below 500 pF.




Figure 4: Gain with 900  $\Omega$  load resistance

As seen, the gain is valued at just over 60 dB, which meets the 3 dB drop in gain requirement at 900  $\Omega$  load. The zero crossing for the gain was found to be approximately 8 MHz. In order to be a stable amplifier, the phase shift should not change more than 180 degrees before the zero crossing of the gain. The resultant phase plot from simulations is see in Figure 5 below.




Figure 5: Phase plot with 900  $\Omega$  load resistance

The value for an 180 degree phase shift was found to be approximately 12.9 MHz from the simulations. This is well beyond the required 8.9 MHz found from the plot of the gain in Figure 4. All of the nodal voltages and currents were found during the simulation using dynamic DC analysis in Microcap 11. The current values are shown in Table 2 AC analysis was used in order to simulate the gain and phase.

Table 2: Current values from simulated circuit

Simul	ulated current values		
$I_{Ref}$	$410.8 \ \mu A$		
$I_{D_1}$	$204.4 \ \mu A$		
$I_{D_2}$	$204.4 \ \mu A$		
$I_{CS}$	$\approx 227 \ \mu A$		
$I_C$	$\approx 2 \mu A$		

The voltage values are seen in Table 3 below.

Table 3: Current values from simulated circuit

Simulated voltage values			
$V_{Ref_2}$	-340 mV		
$V_{Ref_1}$	-2.987 V		
$V_{D_1}$	2.796 V		
$V_{D_2}$	2.796 V		
$V_Base$	$9.7~\mu V$		
$V_{out}$	$\approx 0 \text{ V}$		

This concludes the section on circuit development for task 5.

#### 3 Experimental Implementation

This section details the experimental implementation of an actively loaded differential amplifier with a common source output, cascoded current mirror and a class B amplifier stage at the output. These also include components for frequency compensation and a load. The power supplies and analysis were implemented using the Digilent Analog Discovery kit. The experimental circuit can be seen Figure 6.




Figure 6: Experimental range of operation

The DC bias conditions were measured using a DT830B DVM. Nodal voltages were measured in reference to ground and current was measured by wiring the DVM in series while in ammeter mode. The bias conditions were measured while both input nodes to the circuit were grounded. The final measured values can be seen in Table 4.

Table 4:	Experimental	DC	values

DC Bias Conditions	
$V_{Ref_1}$	-3.01 V
$V_{Ref_2}$	-403 mV
D1	2.82 V
D2	2.84 V
S	2 V
OutCS	.09mV
$I_{Ref}$	$387 \mu A$
$I_{D_1}$	193.7 $\mu A$
$I_{D_2}$	$194 \ \mu A$
$I_{CS}$ (CS stage)	$217 \mu A$
$I_C$ Collector	$2.23~\mu\mathrm{A}$

Notably, the voltage at the "OutCS" node should be zero. In the default state, the offset at that node was measured to be 2.5V. A potentiometer was used as the source degeneration resistance for the common

source amplifier. This pot was varied until the offset was nulled out and the final resistance value required was found to be  $1.1k\Omega$ . The range of operation for the circuit can be seen in Figure 7.







Figure 7: Experimental range of operation

The range of operation is extremely narrow. This, however, is expected due to the limits imposed by the use of a cascode current mirror. The cascode affords more gain at the expense of voltage range. This was explored in more depth in Task 3. In order to prevent the op amp from saturating, a 1000:1 voltage divider was added at the signal input. The channel 1 probe was connected after the voltage divider to compensate for the 60dB drop from the voltage divider. Channel 2 was connected at the final output of the operational amplifier. In order to ensure the op amp was unity gain stable, a 150pF capacitor had to be added to the output node of the common source amplifier stage. Prior to this modification there was no 0 dB gain crossing which meant that op amp was in fact unstable and would oscillate without input. The compensated gain can be seen in Figure 8.







(b) Phase plot of loaded amplifier with frequency compensation

Figure 8: Common mode gain, Acm at 1V

This addition moved the unity gain frequency bandwidth to 170 kHz, which is greater than the required

#### 150kHz.

The final stage output gain with a 500  $\Omega$  load can be seen in Figure 9.

#### iiiiiii HEAD





Figure 9: Gain and phase of loaded amplifier

Figure 8 shows the gain vs frequency as well as the phase vs frequency plots of the loaded op amp, the loaded op amp is stable past the required  $150 \mathrm{kHz}$  mark and demonstrates the loaded gain to be 56.33 dB.


Figure 9 below shows the same op amp as Figure 8 but with frequency compensation applied to ensure the amplifier is unity gain stable at the desired frequencies.

||||| HEAD



(a) Gain plot of loaded amplifier and frequency compensation

\_\_\_\_\_




- (b) Gain of loaded amplifier
- (c) Phase plot of loaded amplifier

(d) Common mode gain, Acm at 1V

It can be seen that the gain dropped 3.67dB from the unloaded gain of 60dB. This is slightly out of spec and can be compensated by using an only slightly larger load of 600  $\Omega$ . The op amp did, however, remain stable with the added load.

The op amp was then required to be constructed in two different configurations. One in the inverting configuration and the other in the non-inverting. The experimental schematic for the inverting can be seen in Figure 10



(e) Gain of inverting amplifier

The gain can be seen to be 27dB, when converted to V/V is found to be -23 V/V. This is slightly larger than what was expected in the ideal case. It should be noted that the negative sign of this measurement comes from the fact that the phase plot starts at  $180^{\circ}$  phase. Notably, this configuration seems to have driven the op amp back into instability with the dissappearance of the 0dB crossing. The spectrum plot for the inverting configuration can be seen in Figure 12.




Figure 11: Harmonic spectrum of amplifier

This was generated by inputting a  $100 \text{mV}_{pp}$  signal at 1kHz. The second harmonic was undiscernable with only the 1kHz having any meaningful amplitude. Finally op amp was configured for non inverting output. This topology can be seen in Figure 13






Figure 12: Gain of non-inverting amplifier

This configuration should, under ideal operation, provide 21V/V of gain. The measured gain can be seen in Figure 14.





(a) Gain of non-inverting amplifier

(b) Phase plot of non-inverting amplifier

Figure 13: Common mode gain, Acm at 1V

The measured gain was nearly 27dB and when converted to V/V yields 23.8 V/V. This larger than the predicted 21 V/V but with the correct phase of 0. Notably, this configuration remained stable. ¿¿¿¿¿¿ dd96fee8943853baf7c0472f8139d9fe0446fb8f

#### 4 Discussion

After several minor changes, the op amp operated correctly. This lab served as introduction to feedback applications of operational amplifeirs. The two types of feedback were explored. The specifications are outlined in Table 5.

Table 5: Current and voltage values from simulated vs experimental circuit

Simulated current values			
DC Bias Conditions	Simulated	Experimental	
$V_{Ref_2}$	-340 mV	-403 mV	
$V_{Ref_1}$	-2.987 V	-3.01 V	
$V_{D_1}$	2.796 V	2.82 V	
$V_{D_2}$	2.796 V	2.84 V	
$V_{out}$	$\approx 0 \text{ V}$	$.09 \mathrm{mV}$	
$I_{Ref}$	$410.8 \ \mu A$	$387 \mu A$	
$I_{D_1}$	$204.4 \ \mu A$	193.7 $\mu A$	
$I_{D_2}$	$204.4 \ \mu A$	$194~\mu\mathrm{A}$	
$I_{CS}$	$\approx 227 \ \mu A$	$217 \mu A$	
$I_C$	$\approx 2 \mu A$	$2.23~\mu\mathrm{A}$	

One of the bigger challenges of this lab was achieving and maintaining stability of the op amp as well as getting the op amp to operate at all, the op amp was adjusted and rebuilt more than once until it was finally able to perform the experiments required for this lab. This challenge arises from the volatility of a discrete op amp as well as flaw inherent in the manufacturing of the devices.

The final circuits fell well within specifications and operated correctly after minor component alterations.

#### 5 Conclusion

The design, simulation, and construction of experiments to measure the performance of feedback to the op amp. The gain was measured at 63.3 dB while unloaded. The smallest value for the load resistor which caused a 3 dB drop in gain was found to be 500  $\Omega$ , with a gain measured at 66.33 dB. The unity gain uncompensated unity gain frequency was measured at 170 kHz. This circuit will help the circuit achieve and maintain stability of the operational amplifier in task 6. An important lesson learned during this lab was that achieving a gain too high over specification is not helpful when trying to measure values and achieving stability, which is as important as the final gain value.

## References

- $[1]\,$  N. W. Emanatoglu. (2018) Task 5 [Online]
- [2] N. W. Emanatoglu. (2018) Task 5 briefing [Online]