NAME: VINEET GOEL

SRN: PES1UG22CS697

SECTION: 'L'

CASE STUDY AND PARACACHE


PARACACHE:

INPUT:

```
# Direct mapped cache simulator
import math
def init table(n):
    matrix = []
    for i in range(n):
        row = [i] # Assigning the index value as the first element of each row
        for _ in range(1):
            row.append(0)
            row.append("0")
        matrix.append(row)
    return matrix
def print cache(matrix):
    print("Index\t Valid bit\t
                                        Tag")
    for row in matrix:
        for element in row:
            print(element, end="\t\t")
        print()
def main():
    cache_size = int(input("Enter cache size in bytes: "))
    block_size = int(input("Enter block size in bytes: "))
    memory_size = int(input("Enter memory size in bytes: "))
    line = cache_size // block_size
    mem_bits = int(math.log2(memory_size))
    line_bits = int(math.log2(line)) #index
    block bits = int(math.log2(block size)) #offset
    tag_bits = mem_bits - line_bits - block_bits
    print(f"\nTag\tLine\tWord")
    print(f"{tag_bits}\t{line_bits}\t{block_bits}\n")
    cache table = []
    cache table = init table(block size)
    print_cache(cache_table)
    hit = 0
    miss = 0
    while True:
       instr = int(input("Enter the instrution in decimal (-1 to end):"))
```

```
if instr == -1:
            break
        mem_addr = bin(instr)[2:].zfill(mem_bits)
        tag_bin = mem_addr[0:tag_bits]
        index_bin = mem_addr[tag_bits:tag_bits+line_bits] # In string
        index_dec = int(index_bin, 2) # In decimal
        offset_bin = mem_addr[tag_bits+line_bits:] # In string
        print("\nMemory Address:\n")
        print("Tag\t Index\t0ffset")
        print(f"{tag_bin}\t {index_bin}\t\t {offset_bin}")
        print("\n-----Checking Valid Bit----\n")
        if cache_table[index_dec][1] == 0:
            print("Valid bit is 0")
            print("Cache Miss\n")
            miss = miss+1
            cache_table[index_dec][1] = 1 # Make valid bit 1
            cache_table[index_dec][2] = tag_bin # Update the value
        elif cache_table[index_dec][1] == 1:
            if cache_table[index_dec][2] == tag_bin:
                print("Cache Hit")
                hit = hit+1
            else:
                print("Cache Miss")
                miss = miss+1
                cache_table[index_dec][2] = tag_bin
        print_cache(cache_table)
        hit_rate = round((hit/(hit+miss))*100,2)
        miss_rate = round((miss/(hit+miss))*100,2)
        print(f"\nHit Rate: {hit_rate}%\nMiss Rate: {miss_rate}%")
    print("\n-----Final Cache Table-----\n")
    print_cache(cache_table)
if __name__ == "__main__":
    main()
```

OUTPUT:




CASE STUDY:


a. 1, 134, 212, 1, 135, 213, 162, 161, 2, 44, 41, 221


Direct Mapped Cache with 16 one-word blocks

Write Policies	
○ Write Back	Write Through
Write On Allocate	O Write Around
Cache Size (power of 2)	16
Memory Size (power of 2)	65536
Offset Bits	0
Reset	Submit
Instruction	
Load ✓ (in hex)#	
List of next 10 Instructions	
Gen. Random	Submit
	s been completed. another instructions
The cycle ha	•
The cycle ha Please submit	another instructions
The cycle ha Please submit Next Statistics	another instructions Fast Forward
The cycle ha Please submit	another instructions
The cycle ha Please submit Next Statistics Hit Rate:	Fast Forward 8%
Next Statistics Hit Rate: Miss Rate: List of Previous Instructions: Load 1 [Miss]	Fast Forward 8%
Next Statistics Hit Rate: Miss Rate: List of Previous Instructions: Load 1 [Miss] Load 86 [Miss]	Fast Forward 8%
Next Statistics Hit Rate: Miss Rate: List of Previous Instructions: Load 1 [Miss]	Fast Forward 8%
The cycle ha Please submit Next Statistics Hit Rate: Miss Rate: List of Previous Instructions: Load 1 [Miss] Load 86 [Miss] Load D4 [Miss] Load 1 [Hit] Load 87 [Miss]	Fast Forward 8%
The cycle ha Please submit Next Statistics Hit Rate: Miss Rate: List of Previous Instructions: Load 1 [Miss] Load 86 [Miss] Load D4 [Miss] Load 1 [Hit] Load 87 [Miss] Load D5 [Miss]	Fast Forward 8%
The cycle ha Please submit Next Statistics Hit Rate: Miss Rate: List of Previous Instructions: Load 1 [Miss] Load 86 [Miss] Load D4 [Miss] Load 1 [Hit] Load 87 [Miss] Load D5 [Miss] Load A2 [Miss]	Fast Forward 8%
The cycle ha Please submit Next Statistics Hit Rate: Miss Rate: List of Previous Instructions: Load 1 [Miss] Load 86 [Miss] Load D4 [Miss] Load 1 [Hit] Load 87 [Miss] Load D5 [Miss]	Fast Forward 8%
The cycle ha Please submit Next Statistics Hit Rate: Miss Rate: List of Previous Instructions: Load 1 [Miss] Load 86 [Miss] Load 94 [Miss] Load 1 [Hit] Load 87 [Miss] Load D5 [Miss] Load A2 [Miss] Load A2 [Miss] Load A2 [Miss] Load A2 [Miss] Load 2 [Miss] Load 2 [Miss]	Fast Forward 8%
The cycle ha Please submit Next Statistics Hit Rate: Miss Rate: List of Previous Instructions: Load 1 [Miss] Load 86 [Miss] Load D4 [Miss] Load 1 [Hit] Load 87 [Miss] Load D5 [Miss] Load A2 [Miss] Load A1 [Miss] Load A2 [Miss] Load A1 [Miss]	Fast Forward 8%




Fully Associative with 8 two-word blocks





1 way Set Associative with 8 two-word blocks




Direct Mapped Cache with 16 one-word blocks

			Write Policies					
			○ Write Back	Write Thro	ugh			
			Write On Allocate	O Write Arou				
			Cache Size (power of 2)		16			
			Memory Size (power of 2)		65536			
			Offset Bits		0			
			Reset		Submit			
		-	Instruction			-		
			Load (In hex)#					
			List of next 10 Instructions					
			Gen. Random		Submit			
				ycle has been complete submit another instructi				
			Next		Fast Forward			
		-				_		
			Statistics Hit Rate :	8%				
			Miss Rate :	92%				
			List of Previous Instructions :					
			Load 6 [Miss]					
			 Load D6 [Miss] 					
			Load AF [Miss]					
			Load D6 [Hit] Load 6 [Miss]					
			 Load 6 [Miss] Load 54 [Miss] 					
			 Load 34 [Miss] Load 41 [Miss] 					
			Load AE [Miss]					
			Load 40 [Miss]					
			• Load 69 [Miss]					
			 Load 55 [Miss] 					
			 Load D7 [Miss] 					
		_						
			: DIRECT MA					
→ Instr	ruction Breakd	OWN 0111	0	Memory Block	B. D7 W. 0			
	12 bit	4 bit	0 bit		B. D8 W. 0 B. D9 W. 0			•
					B. DA W. 0 B. DB W. 0			*
⊞ Ca	che Table				R DCW 0			
	Index	Valid	Tag		Data (Hex)		Dirty Bit	
	1	1	00000000100 00000000100		BLOCK 40 WORD 0 - 0 BLOCK 41 WORD 0 - 0		0	
	2	0	-		0		0	
	3	0	-		0 BLOCK 54 WORD 0 - 0		0	
	5	1	00000000101 00000000101		BLOCK 54 WORD 0 - 0 BLOCK 55 WORD 0 - 0		0	
	6	1	00000000000		BLOCK 6 WORD 0 - 0		0	
	7	1	00000001101		BLOCK D7 WORD 0 - 0		0	
	8	1	00000000110		0 BLOCK 69 WORD 0 - 0		0	
	10	0	-		0		0	
	11	0	-		0		0	
	12	0	-		0		0	
	13 14	0	00000001010		0 BLOCK AE WORD 0 - 0		0	
	15	1	00000001010		BLOCK AF WORD 0 - 0		0	
		-			-			

Fully Associative with 8 two-word blocks

			Replacement Policie	es					
			● FIFO	O LRU		Random			
			Write Policies						
			O Write Back		Write Throu	igh			
			Write On Allocate		O Write Arour	nd			
			Cache Size (power of 2)			16			
			Memory Size (power of 2)			65536			
			Offset Bits			1			
					Y		1		
			Reset		l	Submit	_		
			Instruction Load (In hex)#		Г	d	1		
			List of next 10 Instruction	nne	L	4]		
					Υ		1		
			Gen. Rando	m	<u></u>	Submit	<u></u>		
				The cycle has blease submit an					
			Next		,	ast Forward	1		
			Next		<u> </u>	ast Forward	<u></u>		
♣) Instri	uction Breakdo	own.	Hit Rate: Miss Rate: Load 6 [Miss] Load D6 [Miss] Load D6 [Miss] Load D6 [Hit] Load 6 [Hit] Load 6 [Hit] Load 54 [Miss] Load 41 [Miss] Load 42 [Miss] Load 49 [Hit] Load 69 [Miss] Load 55 [Hit] Load 57 [Hit] Next Index: Last Index:	SSOCIATIVE CACH					
ווופווו נדי	0000000011010		1	III Memory	B. 6B W. 0		B. 6B	W.1	
	15 bit	H	1 bit		B. 6C W. 0 B. 6D W. 0 B. 6E W. 0 B. 6F W. 0		B. 60 B. 60 B. 6E B. 6F	W. 1 : W. 1	0
T	-1- T-11				R 70 W 0		B. 70		•
⊞ Ca	che Table	Valid	Tag			Data (Hex)	ì	Dirty Bit	p)
	0	1	0000000000001			BLOCK 3 WORD 0 - 1		0	
	1	1	0000000110101			BLOCK 6B WORD 0 - 1		0	
	3	1 1	0000000101011			BLOCK 57 WORD 0 - 1 BLOCK 2A WORD 0 - 1		0	
	4	1	0000000010000			BLOCK 20 WORD 0 - 1		0	8; #
	5	1	0000000011010	0		BLOCK 34 WORD 0 - 1		0	ii:
	6	0				0		0	8
3	7	0	1			0		0	9

1 way Set Associative with 8 two-word blocks



₹ DIRECT MAPPED CACHE

◆ Instruction Breakdown

000000001101	011	1
12 bit	3 bit	1 bit

Memory Block


B. 6B W. 0	B. 6B W. 1	
B. 6C W. 0	B. 6C W. 1	
B. 6D W. 0	B. 6D W. 1	
B. 6E W. 0	B. 6E W. 1	-
B. 6F W. 0	B. 6F W. 1	₩
R 70 W 0	R 70 W 1	


Ⅲ Cache Table

Index	Valid	Tag	Data (Hex)	Dirty Bit
0	1	00000000100	BLOCK 20 WORD 0 - 1	0
1	0	-	0	0
2	1	00000000101	BLOCK 2A WORD 0 - 1	0
3	1	00000001101	BLOCK 6B WORD 0 - 1	0
4	1	00000000110	BLOCK 34 WORD 0 - 1	0
5	0	-	0	0
6	0	-	0	0
7	1	00000001010	BLOCK 57 WORD 0 - 1	0


f. Para cache Simulator- Cache size: 32 words, Memory Size: 131072 words

a) Write Through







a) Write back



struction Breakdowr	1		## Memory Block			
00000000110	111	01	B. 37 W. 0	B. 37 W. 1	B. 37 W. 2	B. 37 W. 3
12 bit	3 bit	2 bit	B. 38 W. 0	B. 38 W. 1	B. 38 W. 2	B. 38 W. 3
100000000	10000		B. 39 W. 0 B. 3A W. 0	B. 39 W. 1 B. 3A W. 1	B. 39 W. 2 B. 3A W. 2	B. 39 W. 3 B. 3A W. 3
			B. 3B W. 0	B. 3B W. 1	B. 3B W. 2	B. 3B W. 3
			B 3C W 0	B 3C W 1	B 3C W 2	B 3C W 3
Cache Table	Valid	Tag		Data (Hex)		Dirty Bit
Cache Table	Valid	Tag		Data (Hex)		Dirty Bit
	Valid 1	00000000000		BLOCK 0 WORD 0 - 3		0
	Valid 1 1 1	00000000000 00000000100		BLOCK 0 WORD 0 - 3 BLOCK 21 WORD 0 - 3		
	Valid 1 1 1 1 1	00000000000		BLOCK 0 WORD 0 - 3		0
	Valid 1 1 1 1 0	0000000000 00000000100 00000000001		BLOCK 0 WORD 0 - 3 BLOCK 21 WORD 0 - 3 BLOCK A WORD 0 - 3		0 0 0
	Valid 1 1 1 1 1 1 1 1 0 0 1 1	0000000000 00000000100 00000000001 000000		BLOCK 0 WORD 0 - 3 BLOCK 21 WORD 0 - 3 BLOCK A WORD 0 - 3		0 0 0 0
0 1 2 3 4	Valid 1 1 1 1 0 1 0	00000000000 00000000100 0000000001 000000		BLOCK 0 WORD 0 - 3 BLOCK 21 WORD 0 - 3 BLOCK A WORD 0 - 3 BLOCK B WORD 0 - 3 0		0 0 0 0

b) Write through





b Writeback

