

1. ADD RA, RA, RB.

HK

PC → memA, R INC.
INC → PC.
memD → IR

(S1)

↓
IR³⁻⁵ → RF.a1
IR 6-8 → RF.a2
RF.d2 → t2
RF.d1 → t1.

(S2)

ALUOP12


↓
t1 → alua
t2 → alub
aluc → t3.

(S3)

↓
intg-11 → rfa3
t3 → ind3

(S4)

2. ADC.



S1


C = 1

BC


0 = C

Next instruction


S2



S3




S4




3. ADZ at BC

check $z = 0$ or 1 . (also $S_1 \xrightarrow{z=0} \text{Next Instruction}$
 $S_1 \rightarrow S_2 \rightarrow S_3 \rightarrow S_4$.)

4. ADL




5. ADI




6.


NDV RC, RA, RB.



7.



8.



9. LHI RA, IMM.

S1.



IR0-8 → DEX → RFD3.

IR9-11 → JFA3.

S8.

10. LW RA, RB, IMM.

S1



S7.



S6.



E3 → Mem_a

Mem_d → RFD3.

IR9-11 → JFA3

S9.

11 SW.

S1



S7



S6.




IR9-11 → JF.a1

JF-d_i → Mem-d



E3 → Mem_a

S10.


12. BEQ RA, RB, IMM.



13. JALR RA IMM





14. B.



15.

JRI.





Control bits:

(S1)

mem-write = { 1 for pc-wr, 0 for t3 }

pc-write = ~~00~~ (2) ~~00 for inc~~
 01 for t2
 10 for ~~ata-out~~

{ 00 for ata-out
 01 for inc
 10 for t2
 11 for ~~inc~~ dec }

pc-en = 

~~mem~~ ir-en = 

(S2)

a1-write = { 00 for ir 11-9
 01 for ir 8-6
 10 for ir 5-3 }

a2-write = { 0 for ir 11-9
 1 for ir 8-6 }

t2-write = { 00 for is
 01 for ~~d2~~
 10 for SEG
 11 for SEG }

53 $alu_write = \begin{cases} 00 & \text{for } t1 \\ 01 & \text{for } \$R6 \\ 10 & \text{for } \$R9 \end{cases}$

$alu_b_write = \begin{cases} 0 & \text{for } pc \\ 1 & \text{for } t2 \end{cases}$

~~alu~~
 $t3_write = \begin{cases} 0 & \text{for } alu_out \\ 1 & \text{for } pc \end{cases}$

54 ~~t3~~
 $d3_write = \begin{cases} 00 & \text{for } mem_d \\ 01 & \text{for } t3 \\ 10 & \text{for } DE \end{cases}$

Note: ~~if~~ if $a3 = 000 \Rightarrow enable\ 00$
 $= 001 \Rightarrow enable\ 01$

~~23 A 23 A 23 A~~

55 $a2_write = 1$ for ir_{6-8}
 $t2_write = 00$ for 15
 $al_write = 10$ for ir_{3-5}

56 $\equiv 53$ (only 2 is modified)

57 $t2_write = 10$ for $\$R6$
 $al_write = 01$ for ir_{8-6}

58 $d3_write = 10$ for DE
 Based on $a3$, corresponding register is enabled

59 $mem_o_write = 0$ for $t3$
 $d3_write = 00$ for mem_d



S10 al-write = 00 for ir_{9-11}
~~# mem-d-en = 1~~
 mem-qw-write = 0 for t3
 mem-d-en = \square

S11 al-write = 01 for ir_{8-6}
 a2-write = 0 for ir_{9-11}
 t2-write = 01 for d2

S12 alu-a-write = 01 for SEG
 alu-b-write = 0 for PC
 pc-write = 00 for alu-out
 pc-en = \square

S13 pc-write = 11 for dec
 pc-en = \square

S14 t3-write = 1 for pc
 d3-write = 01 for t3

S15 alu-a-write = ~~01~~ 10 for SEG
 alu-b-write = 0 for pc
 pc-write = 00 for alu-out
 pc-en = \square

S16 pc-write = 10 for t2
 pc-en = \square

S17 t2-write = 11 for SEG
 al-write = 00 for ir_{9-11}

S18 alu-a-write = 00 for t1
 alu-b-write = 1 for t2
 pc-write = 00 for alu-out
 pc-en = \square