AV314 - Paogramming Assignment | Explonation for PLL

For this programming assignment & emploration, please download PLL-Files-two-gz from the webpage and entract the file into a folder of your choice. Please note that the simulink files were developed in Matlab 2013.

- 1 Type I PLLS use the files in the Type I subfolder
 - a) Type I PLL with a step input in phase use the files experiment_with_parameter_ choices m, set-parameters - Phase step m, and pll_simulation slx.
 - In this problem, we want to design a Type I PLL for achieving phase locking to within 5% of the final value within 5ms. Using the capasiment with parameter choices file find out the parameters a and K. which achieves the above objective for the loop filters with H(s) = 1 and H(s) = 1/s+a; and K = 217 km Kv Here km is the gain of the mixer and Kv is the sensitivity of the VCO.
 - Now simulate the PLL (pll-simulation.slx) using simulink. Before you simulate the PLL, set those parameter values which you have found above in the file "set-parameters. Phase step.m".
 - Check whether your design works.
 - Write a Matlab function to find out the phone difference between two sinusoidal signals, of the same frequency. Use this to check whether phone locking is achieved for your system in steady state.
 - b) Type I PLL with a frequency step as input use the file set-parameters_ Phase Ramp_Freqstep.m.
 - does the Type I PLL have zero phase caron if there is a frequency step in its input?
 - Find out the capture range of the PLL. How do you increase the capture range?
 - In class we had used the Vio control input as a way to check whether frequence has been achieved for the PLL. (anyou check this in a more direct way using the spectrum. Observe the spectrum of the different signals in the PLL bignal loop. Try to use the plotspectrum swipt from an earlier lab for this.

- Suppose the VCO free quinning frequency is 5 KHz and the VCO is able to capture a frequency of 5050 Hz. Design the Type I PLL pagameters such that the phase error that you get in steady state is < 5°. Verity your design with the simulation.
- C) Type I PLL with frequency namp as input-use the files sct-parameters_ Freq Ramp.m and pll-simulation_chiapinput.slx for this.
 - We note that for Type I PLLS, if the input is a frequency hamp, then the steady state earon in phase grows who bound and the steady state earon in frequency is a constant.
- Find out the lock range of the PLL. How do you in a case the lock range?
- Design the PLL parameters such that the steady state eason in frequency is less than 10 Hz. Check whether your design is correct using the simulation.
- FM and FSK demodulation. use files in the FM-Demodulation subfolder.

 For this demonstration, you should use the generate fm/fsk signal m
 file, followed by the fm/fsk demodulation file followed by the simulink simulation.

 Change the rate at which bits are transmitted in the FSK generation code and check whether the FM demodulation (fm-pl-demodulation str) is able to exist at a square wave corresponding to the bits
 - Increase the frequency deviation of the FSh signal and see whether the FM demodulation is able to recover the square wave corresponding to the bits
 - Similarly, by freq modulation of other synals (in generate_fm-signalim) and observe how the PLL demodulates these signals.