LAB 1

IMPLEMENTATION OF BASIC COMBINATION LOGIC CIRCUIT USING VERILOG

Phạm Quang Vinh ITITIU21347

II.1 LAB EXPERIMENT 1: WRITE HDL CODE TO REALIZE ALL LOGIC GATES

```
// data flow
module lab1 ex1(SW,LEDG,LEDR);
       input[17:0] SW;
       output[7:0] LEDG;
       output[17:0] LEDR;
       assign LEDR=SW;
       allgate DF
DUT(.a(SW[1]),.b(SW[0]),.yand(LEDG[6]),.yor(LEDG[5]),.ynot(LEDG[4]),.ynand(LEDG[3]),.ynor(LE
DG[2]),.yxor(LEDG[1]),.yxnor(LEDG[0]));
endmodule
module allgate DF (a, b, yand,yor,ynot,ynand,ynor,yxor,yxnor);
input a,b;
       output yand, yor, ynot, ynand, ynor, yxor, yxnor;
       assign yand = a \& b;
                                      // AND Operation
                                      // OR Operation
       assign yor = a \mid b;
                                      // NOT Operation
       assign ynot = \sim a;
       assign ynand = \sim(a & b);
                                      // NAND Operation
       assign ynor = \sim(a | b);
                                      //NOR Operation
       assign yxor = a \wedge b;
                                      //XOR Operation
       assign yxnor =\sim(a^b);
                                      //XNOR Operation
endmodule
```

```
Toject Navigator A Hierarchy V @ B & Compilation Report - lab1_ext_df X
                               8 8 All O A A V <<Filter>>
                                              66 Find Next
   Type ID Message

Ouartus Prime Timing Analyzer was successful. 0 errors, 5 warmings

Running Quartus Prime EDA Metlist Writer

Running Quartus Prime EDA Metlist Writer

Ozonamac; quartus, dea -read_setings_files_off --write_settings_files_off labl_taskl_data_flow -c labl_exl_df

In the settings_files_off --write_settings_files_off --write_settings_files_off labl_taskl_data_flow -c labl_exl_df

Ozonamac; quartus prime EDA Metlist Writer

Ozonamac; quartus prime EDA Metlist Writer

Ozonamac; quartus prime EDA Metlist Writer

Ozonamac; quartus prime EDA Metlist Writer was successful. 0 errors, 1 warning


Ozonamac; prime EDA Metlist Writer was successful. 0 errors, 2 warnings

Ozonamac; prime EDA Metlist Writer was successful. 0 errors, 2 warnings


Ozonamac; prime EDA Metlist Writer was successful. 0 errors, 2 warnings
 System (1) Processing (124)
// Structural
module lab1_ex1(SW,LEDG,LEDR);
             input[17:0] SW;
             output[7:0] LEDG;
             output[17:0] LEDR;
             assign LEDR=SW;
             allgate DUT(SW[1],SW[2],LEDG[5],LEDG[4],LEDG[3],LEDG[2],LEDG[1],LEDG[0]);
endmodule
module allgate (a, b, yand,yor,ynot,ynand,ynor,yxor,yxnor);
             input a,b;
             output yand, yor, ynot, ynand, ynor, yxor, yxnor;
             assign yand = a \& b;
                                                                  // AND Operation
             assign yor = a \mid b;
                                                                  // OR Operation
             assign ynot = \sim a;
                                                                  // NOT Operation
                                                                  // NAND Operation
             assign ynand = \sim(a & b);
             assign ynor = \sim(a | b);
                                                                  //NOR Operation
                                                                  //XOR Operation
             assign yxor = a \wedge b;
             assign yxnor =\sim(a^b);
                                                                  //XNOR Operation
```

endmodule

```
// Structural module labl_ext(sw,LEDG,LEDR); module labl_ext(sw,LEDG,LEDR); motule: 0) Sw; output[7:0] LEDG; output[7:0] LEDG; assign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_LEDG.sassign_L
      System (1) Processing (125)
 // behavior
 module lab1 ex1(SW,LEDG,LEDR);
                           input[17:0] SW;
                           output[7:0] LEDG;
                           output[17:0] LEDR;
                           assign LEDR=SW;
                           allgate BH DUT(SW[1],SW[2],LEDG[5],LEDG[4],LEDG[3],LEDG[2],LEDG[1],LEDG[0]);
 endmodule
 module allgate BH (a, b, yand,yor,ynot,ynand,ynor,yxor,yxnor);
                           input a,b;
                           output yand, yor, ynot, ynand, ynor, yxor, yxnor;
                           reg yand, yor, ynot, ynand, ynor, yxor, yxnor;
                           always @(*)
                           begin
                                                                                                                                // AND Operation
                                                      yand = a \& b;
                                                                                                                                // OR Operation
                                                     yor = a \mid b;
                                                     ynot = \sima;
                                                                                                                               // NOT Operation
                                                     ynand = \sim(a & b);
                                                                                                                               // NAND Operation
                                                                                                                               //NOR Operation
                                                      ynor = \sim(a | b);
                                                      yxor = a \wedge b;
                                                                                                                               //XOR Operation
                                                       yxnor =\sim(a^b);
                                                                                                                               //XNOR Operation
                           end
 endmodule
```



II.2 LAB EXPERIMENT 2 : WRITE VERILOG HDL CODES TO SIMULATE AND IMPLEMENT THE HALF ADDER CIRCUIT:




```
// Behavior
module Lab1_task2(SW,LEDR,LEDG);
                                                      input[0:17] SW;
                                                      output[0:7] LEDR;
                                                      output[0:17] LEDG;
                                                      assign LEDG=SW;
                                                      half adder behavior DUT(.a(SW[0]),.b(SW[1]),.sum(LEDR[0]),.carry(LEDR[1]));
endmodule
module half adder behavior(sum,carry,a,b);
                                                      output sum, carry;
                                                      input a,b;
                                                      reg sum, carry;
                                                      always @(a,b)
                                                      begin
                                                                                                            sum \leq a \wedge b;
                                                                                                            carry \le a\&b;
                                                      end
endmodule
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       - ø ×
             Project As-...

| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Project As-...
| Proje
   <u>File Edit View Project Assignments Processing Tools Window Help</u>
   //module half_adder_dataflow(input a, b, output s, Cout);
// assign s = a ^ b;
// assign Cout = a & b;
//endmodule
                                                                                                                                                   module Labl_task2(SW,LEDR,LEDG);
input[0:1/] SEP;
output[0:1/] LEDG;
output[0:1/] LEDG;
output[0:1/] LEDG;
assign_LEDG—SW;
half_adder_behavior_Dut(.a(SW[0]),.b(SW[1]),.sum(LEDR[0]),.carry(LEDR[1]));
endmodule
           All O 🛦 🔥 🔻 <<Filter>>
          | Pipe ID | Message | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 errors, 5 warnings | Pipe Timing Analyzer was successful. 0 error
   293000 Quartus Prin
```



II.3 EXPERIMENT 3: WRITE VERILOG HDL CODES TO SIMULATE AND IMPLEMENT THE FULL ADDER CIRCUIT:

```
\label{eq:continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous_continuous
```



```
// Structural
module Lab1 task3(SW,LEDG,LEDR);
       input[17:0] SW;
       output[7:0] LEDG;
       output[17:0] LEDR;
       assign LEDR= SW;
       full_adder_STRU DUT(SW[2],SW[1],SW[0],LEDG[1],LEDG[0]);
endmodule
module full adder STRU(A,B,Cin,Sum,Carry);
       output Sum, Carry;
       input A,B,Cin;
       wire x,y,z;
       xor g1(x,A,B);
      xor g2(Sum,x,Cin);
       and g3(y,x,Cin);
       and g4(z,A,B);
       or g5(Carry,x,y);
endmodule
```



```
Quartus Prime Lite Edition - C:/Users/Admin/Pictures/DSD/Lab1/Lab1_task3 - Lab1_task3_full_adder_DF
 <u>File Edit View Project Assignments Processing Tools Window Help</u>
 □ № 日 + □ □ □ ○ ○ Lab1_task3_full_adder_( ▼ ✓ ♦ ♦ ۞ ▶ ▶ ▶ ♣ ۞ ♣ ♦ ♣ ●
//module full_adder_DTFL(input a, b, c, output Sum, Cout);
// assign Summ a ^ b ^ c;
// assign Cout= (a&b)|(b&c)|(a&c);
//endmodule
                                                //endmodule full_adder_STRU(A,B,Cin,Sum,Carry);
//module full_adder_STRU(A,B,Cin,Sum,Carry);
// input A,B,Cin;
// wrire X,Y,Z;
// xor g1(X,A,S);
// and g3(X,A,S);
// and g3(X,A,S);
// and g4(Z,A,B);
// or g5(Carry,X,Y);
//endmodule
                                                module full_adder_BH(a,b,c,sum,carry);
output sum,carry;
input a,b,c;
reg sum,carry;
almays 6 (a,b,c)

sum = a h bc;
carry = -(a&b) | (b&c) | (c&a);
end
endmodule
   All O A V<Filter>>
                                                                  66 Find Next
   Type ID Message
Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
   Quartus Prime I iming Analyzer was successful. 0 errors, 5 warnings

Running quartus Prime EDA netlist writer

A 18236 Number of processors has not been specified which may cause overloading on shared machines. Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate va

204010 Senerated file DAL_calks_IDIL_adder_DF. One folder Cr_/Users/Admin/Pictures/DSD/Labl/simulation/modelsim/* for EDA simulation tool

Quartus Prime EDA tellist writer was successful. 0 errors, 1 warning


2 293000 Quartus Prime EDA IT Compilation was successful. 0 errors, 5 94 warnings
System (1) Processing (124)
module Lab1 task3(SW,LEDG,LEDR);
                 input[17:0] SW;
                 output[7:0] LEDG;
                 output[17:0] LEDR;
                 assign LEDR= SW;
                  full adder DUT(SW[2],SW[1],SW[0],LEDG[1],LEDG[0]);
endmodule
module full_adder( A, B, Cin, S, Cout);
                 input wire A, B, Cin;
                  output reg S, Cout;
                 always @(A or B or Cin)
                 begin
                                 =0 && B==0 && Cin==0)
                   if(A=
                    begin
                                   S=0:
                                   Cout=0;
                    end
                   else if(A==0 && B==0 && Cin==1)
                    begin
                                    S=1;
                                   Cout=0;
                    end
                   else if(A==0 && B==1 && Cin==0)
                    begin
                                   S=1;
                                   Cout=0;
                    end
```

```
else if(A==0 && B==1 && Cin==1)
begin
      S=0;
      Cout=1;
end
else if(A==1 && B==0 && Cin==0)
begin
      S=1;
      Cout=0;
end
else if(A==1 && B==0 && Cin==1)
begin
      S=0;
      Cout=1;
end
else if(A==1 && B==1 && Cin==0)
begin
      S=0;
      Cout=1;
end
else if(A==1 && B==1 && Cin==1)
begin
      S=1;
      Cout=1;
end
```


end

endmodule





```
EXTRA
module Lab1 extra 1(SW,LEDR,LEDG);
        input [17:0] SW;
        output [17:0] LEDR;
        output [0:7] LEDG;
        assign LEDR=SW;
        mux81str
DUT(.i0(SW[0]),.i1(SW[1]),.i2(SW[2]),.i3(SW[3]),.i4(SW[4]),.i5(SW[5]),.i6(SW[6]),.i7(SW[7]),.s0(SW
[8]),.s1(SW[9]),.s2(SW[10]),.y(LEDG[0]));
endmodule
module mux81str(i0,i1,i2,i3,i4,i5,i6,i7,s0,s1,s2,y);
        input i0,i1,i2,i3,i4,i5,i6,i7,s0,s1,s2;
        output y;
        wire a,b,c,d,e,f,g,h,n s0,n s1,n s2;
        not N0(n s0,s0);
        not N1(n s1,s1);
        not N2(n s2,s2);
        and G0(a,i0, n s2, n s1, n s0);
        and G1(b,i1, n s2, n s1, s0);
        and G2(c,i2, n s2, s1, n s0);
        and G3(d,i3, n s2, s1, s0);
        and G4(e,i4, s2, n s1, n s0);
        and G5(f,i5, s2, n s1, s0);
        and G6(g,i6, s2, s1, n s0);
        and G7(h,i7, s2, s1, s0);
        or G8(y,a,b,c,d,e,f,g,h);
endmodule
```



Extra 1a

```
module lab1 extra ex1a(SW,LEDR,LEDG);
        input [17:0] SW;
        output [17:0] LEDR;
        output LEDG;
        assign LEDR=SW;
        modulemux81str DUT(.i(S[10:3]),.s(SW[2:0]).y(LEDG[0]));
endmodule
modulemux81str(i,s,y);
input [7:0] i;
input [2:0] s;
output y;
wire [7:0] out_and;
wire [2:0] n_s;
not N0(n s[0],s[0]);
not N1(n s[1],s[1]);
not N2(n_s[2],s[2]);
and G0(out and[0],i[0], n s[2], n s[1], n s[0]);
and G1(out_and[1],i[1], n_s[2], n_s[1], s[0]);
and G2(out and[2],i[2], n s[2], s[1], n s[0]);
and G3(out_and[3],i[3], n_s[2], s[1], s[0]);
and G4(out and[4],i[4], s[2], n s[1], n s[0]);
and G5(out and[5],i[5], s[2], n_s[1], s[0]);
and G6(out_and[6],i[6], s[2], s[1], n_s[0]);
and G7(out and[7],i[7], s[2], s[1], s[0]);
or G8(y,out and[7:0]);
```

endmodule

