





This document will be updated as the computer is developed


TITLE:			DATE:
8 Bits Computer			09/04/2021
Block Diagram			PAGE:
BY: Tec. Vinicius Moraes	REV:	@REV	1/16
















































TITLE:		DATE:
8 Bits Computer		09/04/2021
ALU - Arithmetic Unity		PAGE:
BY: Tec. Vinicius Moraes	REV: @REV	7/16























	TITLE:		DATE:
	8 Bits Computer		09/04/2021
Memory Address Register - Data			PAGE:
	BY: Tec. Vinicius Moraes	REV: @RE	12/16

