Name: Li Zihao NetID: zihaoli5 Section: ZJ1/ZJ2

ECE 408/CS483 Milestone 3 Report

0. List Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 10k images from your basic forward convolution kernel in milestone 2. This will act as your baseline this milestone.

Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accuracy
100	0.317849ms	1.19352ms	1.212s	0.86
1000	3.07987ms	12.1131ms	10.077s	0.886
10000	65.8809ms	109.786ms	1m40.669s	0.8714

1. Optimization 1: coalesced memory access

a. Which optimization did you choose to implement and why did you choose that optimization technique.

I choose to implement the memory-coalesced version of convolution. In my baseline, I used threadIdx.x for the h-axis (vertical axis) and threadIdx.y for the w-axis (horizontal axis). In this type, the threads in a warp access different rows of the input x, which is not coalesced.

Then I decided my first optimization to turn the memory access into a coalesced type. I made some change that now in a block, threadIdx.x increases horizontally, and threadIdx.y increases vertically. In this pattern, the memory access for a warp of threads can be done within only several bursts.

b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations?

This optimization works because it can reduce the time of memory bursts. I think this optimization would increase the performance of the forward convolution because there is nothing different except that the direction of memory access is changed. This optimization does not synergize with any other previous optimizations, since this is the first optimization that I'm trying to implement.

 List the Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 10k images using this optimization (including any previous optimizations also used).

Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accuracy
100	0.179219	0.655022 ms	0m1.150s	0.86
1000	1.67881 ms	6.48344 ms	0m9.575s	0.886
10000	16.59ms	65.157ms	1m39.241s	0.8714


Yes, this optimization successfully improved the performance, as shown in the figure below:

```
| ISBN | Built target all | ISBN | ISB
```


the nsys result is shown as follows:

We can see that the total time of conv_forward_kernel is 82.01ms, which is a lot faster than that of my milestone 2, which is 147.09ms.

As for the reason, we can see from the profiling result of Nsight Compute:



By using coalesced memory access, the efficiency of SM increased significantly, resulting in a faster convolution time.



e. What references did you use when implementing this technique? *Course lecture & textbook.*

2. Optimization 2: Weight matrix (kernel values) in constant memory (1 point)

a. Which optimization did you choose to implement and why did you choose that optimization technique.

I choose to implement the optimization: Weight matrix (kernel values) in constant memory. I choose this optimization for my second optimization because this optimization is relatively easy to synergize with other optimizations. Also, this is an easy optimization. What I need to do is to declare constant memory for the kernel values and then use cudaMemcpyToSymbol.

b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations?

This optimization work because the access to the constant memory is much faster than the global memory. I think this optimization would increase performance of the forward convolution because we only need to store the kernel value to the constant memory once and then the constant kernel value will be accessed a lot of times. This optimization synergizes with the previous optimization: **coalesced memory access**


 List the Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 10k images using this optimization (including any previous optimizations also used).

Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accuracy
100	1.51148ms	5.72097ms	0m1.153s	0.86
1000	14.9241ms	57.8413ms	0m9.827s	0.886
10000	14.9241ms	57.8413ms	1m39.175s	0.8714


d. Was implementing this optimization successful in improving performance? Why or why not? Include profiling results from *nsys* and *Nsight-Compute* to justify your answer, directly comparing to your baseline (or the previous optimization this one is built off of).

This optimization does improve the performance successfully. This is because the access to kernel value speeds up much.

We can see from the nsys profiling result below that the time for conv_forward_kernel decreases to 73.02ms.



The following figure is the profiling result from Nsight-Compute:



It turns out that the SM is even more efficient, compared to the result for optimization 1. The efficiency of memory access is also improved, compared to that of a single optimization of coalescing:



The memory throughput of coalesced+constant_kernel is 282.88, which is larger than that of only coalesced, 252.97. This results in the improvement on performance.

e. What references did you use when implementing this technique? *Course lecture & textbook.*

3. Optimization 3: Tiled shared memory convolution (2 points)

a. Which optimization did you choose to implement and why did you choose that optimization technique.

I choose to implement the optimization: Tiled shared memory convolution (2 points). I think I am familiar with this optimization, since this is an optimization that was taught in the very beginning of this class.

b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations?

As discussed in the lecture, if we can use shared memory appropriate, theoretically we can increase memory reuse. Initially I think this optimization would increase the performance of the forward convolution, since accessing to the shared memory is usually faster than global memory. However, when testing I found that this optimization actually cannot improve the performance. This optimization synergizes with the previous 2 optimizations: coalesced memory access and Weight matrix (kernel values) in constant memory.


c. List the Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 10k images using this optimization (including any previous optimizations also used).

Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accuracy
100	0.164951ms	0.654448ms	0m1.158s	0.86
1000	1.57406ms	6.5213ms	0m10.030s	0.886
10000	15.4801ms	64.9901ms	1m38.502s	0.8714

d. Was implementing this optimization successful in improving performance? Why or why not? Include profiling results from *nsys* and *Nsight-Compute* to justify your answer, directly comparing to your baseline (or the previous optimization this one is built off of).


This optimization fails to improve performance.

The profiling result from nsys is shown as follows:




As shown, the time for conv_forward_kernel increases to 80.59ms, which is larger than the previous 73.02ms.

The reason can be seen from the Nsight Compute profiling result:



What we can see is that, it is true that the access to shared memory is faster than global memory. However, the difference is not that large, and the declaration of shared memory consumes time:



e. What references did you use when implementing this technique?

Course lecture & textbook.

Usage of dynamic shared memory: https://developer.nvidia.com/blog/using-shared-memory-cuda-cc/

4. Optimization 4: Input channel reduction: atomics (2 point)

a. Which optimization did you choose to implement and why did you choose that optimization technique.

I choose to implement the optimization: Input channel reduction: atomics. I choose this because I think this optimization technique can synergizes with my previous optimizations: coalesced memory access, Weight matrix (kernel values) in constant memory and Tiled shared memory convolution.

b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations?


Before implementing atomic reduction on the input channel, my conv_forward_kernel uses a thread for each element on each output feature map of each batch. This requires one thread to compute the convolution of multiple input feature maps with their corresponding kernel values. Using atomic reduction, for each output element on an output feature map, for each input-output pair, a thread will be used to calculate the convolution values. Then we will let C (number of input channel) threads put their value to the appropriate place one by one.

Originally, I thought this optimization would increase performance, since the computation of different input channel can be done at the same time. However, I found that this optimization actually cannot increase performance when testing. This optimization synergizes with 3 of my previous optimizations: coalesced memory access, Weight matrix (kernel values) in constant memory and Tiled shared memory convolution.

 List the Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 10k images using this optimization (including any previous optimizations also used).


Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accuracy
100	0.16612ms	0.760874ms	0m1.143s	0.86
1000	1.61044ms	7.98854ms	0m9.953s	0.886
10000	15.9807ms	79.5769ms	1m38.070s	0.8714

This optimization fails to improve performance. The profiling result from nsys is shown as follows:




As shown, the time for conv_forward_kernel is 93.176ms, which is larger than that of the previous optimization. Before adding atomic reduction, the timing result is 80.59ms.


The reason can be seen from the Nsight Compute profiling result: The GPU Speed Of Light until the previous optimization is:




The Compute Workload Analysis until previous optimization is:



The GPU Speed Of Light until this optimization is:



The Compute Workload Analysis until this optimization is:



We can see that after implementation of atomicAdd(), the Speed Of Light of SM and Memory both decreases. Also, the compute workload decreases a little. Actually, though atomic reduction can make it possible to compute different input channel in parallel, it has to use the function atomicAdd(). The call for that function and waiting atomically consume time, resulting in an even longer op time.

	Another possible reason why the atomic version is slower is that the memory access for a block with size (TILE_WIDTH, TILE_WIDTH, C) is not that coalesced. A warp will require several bursts on different input channel when executing.
e.	What references did you use when implementing this technique?
	Course lecture & textbook.

5. Optimization 5: Input channel reduction: tree (3 point)

a. Which optimization did you choose to implement and why did you choose that optimization technique.

I choose to implement the optimization: Input channel reduction: tree. In my previous optimization I implemented atomic reduction, so I choose to implement a similar optimization: tree reduction.

b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations?

This optimization works similarly to the atomic reduction.

Before implementing tree reduction on the input channel, my conv_forward_kernel uses a thread for each element on each output feature map of each batch. This requires one thread to compute the convolution of multiple input feature maps with their corresponding kernel values. Using tree reduction, for each output element on an output feature map, for each input-output pair, a thread will be used to calculate the convolution values. Then we add the results from C (number of input channel) threads together using a pattern of reduction tree and put the final result into the appropriate place.

Originally, I thought this optimization would increase performance, since the computation of different input channel can be done at the same time. However, I found that this optimization actually cannot increase performance when testing. This optimization synergizes with the previous 2 optimizations: coalesced memory access and Weight matrix (kernel values) in constant memory.

 List the Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 10k images using this optimization (including any previous optimizations also used).


Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accuracy
100	0.164584ms	0.818015	0m4.410s	0.86
1000	1.59745ms	8.72305ms	0m12.330s	0.886
10000	15.8308ms	87.4953ms	1m38.967s	0.8714

This optimization fails to improve performance. The profiling result from nsys is shown as follows:


THE	ווווון	y resur	t ji oiii ii	3y3 13 3110		is joilows.			
■ EC£409 — -bash − 1777-64 Importing the adstrm file using /opt/nvidis/nsight-systems/2809.5.2/host-linux-s46/408trsmimporter.									
Importing									
Importing [====================================									
	build/report1. e the qdrep fi		as successfully im	ported.					
Exporting	the qdrep fil	e to SQLite da	tabase using /opt/	'nvidia/nsight-sys	tems/2019.5.	2/host-linux-x64/nsys-exporter.			
Exporting	649574 events								
11	-111	50 60 70 -							
	successfully t port1.sqlite	0							
	g CUDA API Sta Statistics (na								
Time(%)	Total Time	Calls	Average	Minimum	Maximum	Name			
77.8 12.8 7.9	1021872969 168521846 104356174		170312161.5 28086974.3 17392695.7	11479 283289 3114	538189922 165275912 88416079	cudaMemcpy cudaMiloc cudaDeviceSynchronize			
1.2 0.2 0.0	15573076 2627429 350776		2595512.7 437904.8 175388.0	16888 83251 174823	935428	cudalunchKernel cudaFree cudaMemcpyToSymbol			
Generating	g CUDA Kernel	Statistics							
Generating CUDA Kerne	g CUDA Memory el Statistics	Operation Stat (nanoseconds)	istics						
Time(%)	Total Time	Instances	Average	Minimum	Maximum	Name			
100.0 0.0 0.0	104332997 2912 2688		52166498.5 1456.0 1344.0	15919185 1408 1312	1504	conv_forward_kernel do_not_resove_this_kernel prefn_marker_kernel			
CUDA Memory Operation Statistics (namoseconds)									
Time(%)	Total Time	Operations	Average	Minimum	Maximum	Name			
91.2 8.8	927813455 89518573		463906727.5 14919762.2	390403308 1472	537410147 47991792	[CUDA memcpy DtoH] [CUDA memcpy HtoD]			
CUDA Memos	ry Operation S	tatistics (KiB							
	Total	Operations	Average	Minimum	м	faximum Name			
	722500.0 538919.0	2 6	861250.0 89819.0	722500.000 0.004		18898.8 [CUDA memcpy DtoH] 18996.8 [CUDA memcpy HtoD]			

As shown, the time for conv_forward_kernel is 93.176ms, which is larger than that of the previous optimization. Before adding tree reduction, the timing result is 73.02ms. The reason can be seen from the Nsight Compute profiling result:

The Warp State Statistics for optimization 1 (coalesced) and 2 (kernel in constant) is:



However, after implementing tree reduction the Warp State Statistics become:



Since C is a relatively small number, tree reduction will cause warp divergence. Also, the declaration of shared memory consumes time. These are possible reasons that the tree reduction fails to improve performance.

e. What references did you use when implementing this technique?

Course lecture & textbook.

6. Optimization 6: Sweeping various parameters to find best values (block sizes, amount of thread coarsening) (1 point)

a. Which optimization did you choose to implement and why did you choose that optimization technique.

I choose the optimization: Sweeping various parameter to find best values for block sizes. This is an easy optimization and can synergize with my other optimization.

b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations?

In my milestone2, I used TILE_WIDTH 16. However, the best value may not be 16, since the width and height of the output feature map may not be a multiple of 16. By sweeping various possible values of TILE_WIDTH, we can just pick the TILE_WIDTH that minimized the time for further use.


I think this optimization would increase performance of the forward convolution because there are various of numbers for me to sweep. Probably there is a number better than 16.

This optimization synergizes with 2 of my previous optimizations: coalesced memory access and Weight matrix (kernel values) in constant memory.

 List the Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 10k images using this optimization (including any previous optimizations also used).

Batch Size	Op Time 1	Op Time 2	Total Execution Time	Accuracy
100	1.11832ms	1.04847ms	0m4.221s	0.86
1000	2.54748ms	5.52425ms	0m12.218s	0.886
10000	17.3814ms	49.1319ms	1m40.545s	0.8714


This optimization successfully improves the performance. The profiling result from nsys is shown as follows:




As shown, the time for conv_forward_kernel is 65.43ms, which is smaller. Before adding this optimization, the timing result is 73.02ms.

The reason can be seen from the Nsight Compute profiling result:

This is the Memory Workload analysis for only coalesced memory access and kernel value in constant memory:



This is the Memory Workload analysis after changing TILE_WIDTH from 16 to 20:



We can see from the two charts that the total memory transition needed is smaller and Hit Rate of L2 cache increases from 37.01% to 49.32%. This means TILE_WIDTH 20 is more efficient than TILE_WIDTH 16.

e. What references did you use when implementing this technique? *Course lecture & textbook.*

7. Optimization 7: Using Streams to overlap computation with data transfer (4 point)

a. Which optimization did you choose to implement and why did you choose that optimization technique.

I choose the optimization: Using Streams to overlap computation with data transfer. This optimization is a recently learnt one without practicing, so I decided to implement this optimization as a review of the lecture.

b. How does the optimization work? Did you think the optimization would increase performance of the forward convolution? Why? Does the optimization synergize with any of your previous optimizations?

Using multiple streams, we can overlap the data load process with the compute process and speed up, as illustrated in the lecture. initially I thought this optimization would work since the tasks of loading data and computing data are parallelized. However, I found that this optimization actually cannot increase performance when testing.

This optimization synergizes with the previous 2 optimizations: coalesced memory access and Weight matrix (kernel values) in constant memory.

c. List the Op Times, whole program execution time, and accuracy for batch size of 100, 1k, and 10k images using this optimization (including any previous optimizations also used). Note that the value in the following table cannot reflect the true op times for this optimization! For this implementation all the work is done in conv_forward_gpu_prolog. The memory copy is done using cudaMemcpyAsync instead of regular cudaMemcpy, so the timing is not referable.

			Total	
Batch Size	Op Time 1	Op Time 2	Execution	Accuracy
			Time	
100	0.004917ms	0.005638ms	0m1.169s	0.86
1000	0.006175ms	0.007566ms	0m9.989s	0.886
10000	0.00705ms	0.005867ms	m39.057s	0.8714


This optimization successfully improves the performance. The profiling result from nsys is shown as follows:

					ECE40	8 — -bash — 177×64			
	Saving adstrn file to disk Finished saving file.								
Importing the qdstm file using /opt/nvidia/nsight-systems/2019.5.2/host-linux-x64/QdstmImporter.									
Importing									
Saving re Report fi	Importing (====================================								
	build/report1.c e the qdrep fil		as successfully	imported.					
Exporting	the qdrep file	to SQLite da	tabase using /o	pt/nvidia/nsight-	systems/2019.5.	2/host-linux-x64/nsys-exporter.			
Exporting	663672 events:								
	20 30 40 -			9%					
	successfully to port1.sqlite								
Generatin CUDA API	g CUDA API Stat Statistics (nar	istics oseconds)							
Time(%)	Total Time	Calls	Average	Minimum	Maximum	Name			
83.7 13.6	1323285530 215814402	4000	330821.4 35969067.0	32892 294962	842631 207383617	cudaMemcpyAsync cudaMalloc			
2.3	36256815	2004	18092.2	3263	25863259	cudaLaunchKernel			
0.2 0.2	3446762 2628785	2 6	1723381.0 438130.8	11302 83118	3435460 932094	cudaMemcpy cudaFree			
0.0	269918	20	13495.9	1299		cudaStreamCreate			
0.0	71231		35615.5	10914		cudaMemcpyToSymbol			
0.0	45499		7583.2	2786	14392	cudaDeviceSynchronize			
Generatin	g CUDA Kernel S	tatistics							
	g CUDA Memory C el Statistics (istics						
Time(%)	Total Time	Instances	Average	Minimum	Maximum	Name			
100.0 0.0 0.0	123938211 3008 2688	2000 2 2	61969.1 1504.0 1344.0	20096 1408 1312	1600	conv_forward_kernel do_not_renov_his_kernel prefn_marker_kernel			
CUDA Memo	ry Operation St	atistics (nan	oseconds)						
Time(%)	Total Time	Operations	Average	Minimum	Maximum	Name			
74.4 25.6	268602447 92542317	2000 2004	134301.2 46178.8	112000 1472		[CUDA memcpy DtoH] [CUDA memcpy Htd0]			


As shown, the time for conv_forward_kernel is 123.938ms. Before adding this optimization, the timing result is 73.02ms.

According to the profiling result from Nsight Compute, the GPU Speed of Light is worse compared to the previous "coalesced+kernel value in constant" version before implementing this optimization:


before this implementation:



after this implementation:



While checking the result from Nsight Compute, I noticed the following:




This refers to "wave", something that is not mentioned in the lecture. After checking the code, I realized that I set the SegSize to be 10, since I used 10 streams and the minimum batch size to be test is 100. In order to achieve a faster time for batch size 10000, I modified SegSize to be 1000.

Then it turns out that this modification also improved op time to 72.43ms: (compared to 73.02ms before)

		,				
	ng CUDA Memory C					
CUDA Ker	nel Statistics (nanoseconds)				
Time(%)	Total Time	Instances	Average	Minimum	Maximum	Name
100.0	72430788	20	3621539.4	1508315	5749353	conv_forward_kernel
0.0	2752	2	1376.0	1376	1376	do_not_remove_this_kernel
0.0	2656	2	1328.0	1280	1376	prefn_marker_kernel
17.0000000						

However, the layer time is reduced to less than 1000ms, which is a significant breakthrough for this milestone.

Then I realized that maybe I can adjust the TILE_WIDTH to get a better a better op time. I changed TILE_WIDTH from 16 to 20 according to my optimization 6: Sweeping various parameter to find best values for block sizes. Then the op time is reduced into 66.34ms!



e. What references did you use when implementing this technique?

Course lecture & textbook.

8. Summary:

Implemented optimizations:

Optimization 1: coalesced memory access

Optimization 2: Weight matrix (kernel values) in constant memory (1 point)

Optimization 3: Tiled shared memory convolution (2 points)

Optimization 4: Input channel reduction: atomics (2 point)

Optimization 5: Input channel reduction: tree (3 point)

Optimization 6: Sweeping various parameters to find best values (block sizes, amount of thread coarsening) (1 point)

Optimization 7: Using Streams to overlap computation with data transfer (4 point)

Total points: 13

Fastest OP time:

66.5133ms

optimizations for the fastest op time:

coalesced memory access, weight matrix (kernel values) in constant memory, sweeping various parameters to find best values (block sizes, amount of thread coarsening).

```
* Running bash -c "time ./m3 100" \\ Output will appear after run is complete. Test batch size: 100
Loading fashion-mnist data...Done
Loading node:...Done
Conv-GPU==
Layer Time: 9.90366 ms
Op Time: 1.11832 ms
Conv-GPU==
Layer Time: 135.05 ms
Op Time: 1.40447 ms
### 0m0.162s

# Running bash -c "time ./m3 1000" \\ Output will appear after run is complete.
Loading fashion-mnist data...Done
Loading model...Done
Conv-GPU=
Layer Time: 64.8001 ms
Op Time: 2.54748 ms
Layer Time: 64.8001 ms
Conv-GPU=
Layer Time: 64.8001 ms
Op Time: 2.54748 ms
Layer Time: 64.8001 ms
  Conv-GPU==
Layer Time: 152.519 ms
Op Time: 5.52425 ms
   Test Accuracy: 0.886
 real 0m12.218s
user 0m9.821s
sys 0m6.292s
*Running bash =c "time ./m3 10000" \\ Output will appear after run is complete.
Test batch size: 10000
Loading fashion-mnist data...Done
Loading model...Done
Conv-OPU=m
Layer Itms: 738.668 ms
Op Tims: 17.3814 ms
Conv-OPU=
   Conv-GPU==
Layer Time: 475.379 ms
Op Time: 49.1319 ms
      eal in40.505s
sor in37.001s
ye 0mi.409s
Running profile --stattstrue /m3 \\ Output will appear after run is complete.
***Collection configuration ****
force-overwrite = false
stop-on-exit = true
export_sqlite = true
stats = true
capture-range = none
stop-on-range-end = false
Beta: ftrace events:
ftrace-Rep-user-config = false
trace-GPU-context-switch = false
delay = 0 seconds
duration = 0 seconds
   real
user
sys
      mporting the qdstrm file using /opt/nvidia/nsight-systems/2019.5.2/host-linux-x64/QdstrmImporter.
    Importing...
   Removed /build/report1.qdstrm as it was successfully imported. Please use the qdrep file instead.
```

```
Exporting the qdrep file to SQLite database using /opt/nvidia/nsight-systems/2019.5.2/host-linux-x64/nsys-exporter.
 Exporting 649122 events:
 9% 10 20 30 40 50 60 70 80 90 100%
|----|----|----|----|
 Exported successfully to build/report1.sqlite
 Generating CUDA API Statistics...
CUDA API Statistics (nanoseconds)
                                                                                                                       540789683 cudaMemcpy
161189589 cudaMelloc
49301263 cudaDeviceSynchronize
21676207 cudaLaunchKernel
1910438 cudaFree
91560 cudaMemcpyToSymbol
                    1005106932
165913947
65458812
21789715
2711658
175514
                                                               167517822.0
27652324.5
10909802.0
3631619.2
451943.0
87757.0
                                                                                                  12275
282055
3050
16332
84066
83954
 Generating CUDA Kernel Statistics...
Generating CUDA Memory Operation Statistics...
CUDA Kernel Statistics (nanoseconds)
 Time(%) Total Time Instances
                       65432559
2976
2656
                                                                 32716279.5
1488.0
1328.0
                                                                                               16133253
1408
1312
                                                                                                                         49299386 conv_forward_kernel
1568 do_not_remove_this_kernel
1344 prefn_marker_kernel
  100.0
0.0
0.0
 CUDA Memory Operation Statistics (nanoseconds)
 Time(%)
    92.9
                      929390762
70865499
                                                                464695381.0
11810916.5
                                                                                             389443232
1472
                                                                                                                        539947530 [CUDA memcpy DtoH]
36019932 [CUDA memcpy HtoD]
CUDA Memory Operation Statistics (KiB)
             Total Operations
            1722500.0
538919.0
                                                                      861250.0
89819.0
                                                                                                  722500.000
0.004
                                                                                                                                   1000000.0 [CUDA memcpy DtoH]
288906.0 [CUDA memcpy HtoD]
```

Fastest Layer time:

998.918ms

optimizations for the fastest op time:

coalesced memory access, weight matrix (kernel values) in constant memory, Using Streams to overlap computation with data transfer

Ranking: (until 2021.12.4 22:00 Beijing Time)

