Concurrent prog- parallel mag & sequential prog.					
abinitions					
Samo bal his	sa a sal al lark	es which we are led one No.			
agelera au que	g: a set at sus	is which are escented one after			
 the other.	1 0 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			
Parallelism: at least two tasks are executing smultaneously					
Concurrency: at least two tasks progress some at the same time.					
Cnot always & smultaneously) Parallelism Concernency					
Parall	elism	Concertency			
(hardurare.	lexiel)	Cprogramming level)			
	, organismost construction				
2 9	名名 000	£ £ £ £ £ [8]			
	(222			
9 9	7 9-5	A A A			
/h /		· · · · · · · · · · · · · · · · · · ·			
Mhy would me use parallelism?					
Going faster and going larger					
4) Processing data faster 1 - distributed computing					
Processing more date in					
the same amount of time					
Cools					
· Multi-core / multi-processors / shared memory system					
· graphic cards	1600	9 9			
· cluttple machines					
Flynn Por	commy (1966)				
Flynn Carconomy (1966). Classified all machines (tools) depending on mother they go larger on laster					
lugger Pole D					
go warde at the					
1- insulctions 27 data					
in the same	10 1 1 10				
	Single instruct	dultiple anstruction			
Single data	8130	MISD			
	unicoll poclssor	pipeline. fault tolerance system			
cheltiple data		MIMO			
5 30 10 10 10 10 10 10 10 10 10 10 10 10 10	vector processor	cluster of computers, GPU			
hole: GPU: Graphical Processing Unit					
GPGPU: general Purpose GPU.					

n						
	A	nother taxonomes: depending on the location of data:				
	Another tasanomy: depending on the location of data: - Shared memory system: all data & instructions are accessfule directly					
		directly				
	- Disease incompressable as data & sonttentions are located to +					
	- Princate inemore system: data & instructions are located in 7					
		adress spaces.				
	Let's discuss pipelines (in CPUs)					
	Je		1000			
1/2 2.4-	I CDO	Basic speps in processing instructions				
Disc great	great (PU man ON) letch: take instruction from memory					
KISC US CIS	is cise. (instruct in now)					
		S) exceed.				
		1 4) write back				
		unten a data is being deceded, another one is being fetched, so we				
	hase	4 instructions being processed at the same time.				
		FDEW A pipeline does not				
	t,	in reduce the time for 1				
	tz	iz in instruction to be				
	t3	is is in processed of increases	-			
	Eq.	ig. is - 1 is the IPC by grouping				
	65	ia is is theads.				
	to	is is is processed St increases in is is is the IPC by grouping the increases the increases in it is is is the increases the increases in it is increased. St increases in it is increased to the increases in it is increased. St increases in it is increased. St increases in it is increased to the increases in it is increased. St increases in it is increased to the increases in it is increased. St increases in it is increased to the increases in its increases in its increases in its increases.				
	4	is is have the more efficient				
	4	et is.				
	Ho	azads:				
	The	inces that have as that breaks the lone Gts of harring a nipeline				
	Chings that happens that breaks the lenefits of having a pipeline of structural harpend: 2 or more dages require the same point					
	of the CPU.					
	bases serveral integer pocessing in fetch and execute Solution.					
	have serveral integer processing units.					
	2) data hazard: data dependency - il needs the result of it					
	solution: enter a bulle instead of it for it to mait that					
	the result of it is enritten; Not the best because it down the pipeline					
	reader the instructions to arreid the siteration of is					
	is independent of it and it, insert it instead of the bubble.					
	3) co	introl hazard it you have this hind of problems. Lest	No.			
	+ /2	ump (if iz elseis) you can't know if you need to enter is a izatter.	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			

3) Control hazzed solution: speculating (branch prediction) the CPU takes a guess and executes is or is, and if it ends up being enong, it will blush the date and start over It is right about 86% of the time Dector processor (Yet's discuss.) Berefits: - you only have to letch and decode I instruction - caching data is made easier because the letch is made dry chunks Moore's Law The number of transistors in a CPV can be doubled every 24 month (then 18 month). As there was a direct relation between the performance and the number of transistors, the performance of CPV doubles creery 12 month Put more transistors - not enough space on CPUs there is a limit to the speed - make leigger CDUs at which instructions travel from one end to another of the CPU. - tunnel effect (electrons jumps above resistances) - heat and power consulption Put more things, it goos faster. You can increase the Euguency but it did not scale either Ille moved to multicore to arroid those publicons

er Free lunch is over 99 -> period of time where you had

to actually make the effort to optimise your code inspend of

mailing for the faster next generation of CPU.

Allritian manuallel /concerrent codo					
Mriting parallel/concurrent code -Law level: close to the machine (()					
- Ligh level: unat even is a machine? (jarea)					
Tools					
Land Serial. Chieads looks somethouses monitor	, O				
Some level: Threads, locks, semaphones, monitors Sligh level: Bay of tasks, map-reduce.					
and the same					
Semaphous (Dijkstra)					
Low level Look to allow mullilisation					
Low level tools to allow parallelisation. Alistract type made of a realise (usually integer) and					
2 operations: P() and V().					
-P(): it value &O, block;					
othernise, realise;					
-V(): increase value;					
it value becomes					
make-up blocked processes;					
Chiead 1 Chiead 2 Sem	ashore				
s. PC) s. PC) s	aphoe 3#:1				
x++; x;	D				
s.W) s.V()					
PO takes the semaphore, Volgisses et back:					
Basic mistakes: s=0 - dade crashs, no one can tak	re the sen.				
fail to give back the semaphone					
3-2: dangerous but could mark					
note: with s: 1, it is called muhal exclusion semaphore					
you can lock only the parts of the code that you need	d 10				
le secura.					
But the operations performed by \$ P() and V() ca	n le				
interrupted as evel, now so we so? We need help	from				
But the operations performed by \$\$ P() and V() ca interrupted as evell, How so WE so? We need help the CPU. St goves a "test and set" that cannot be interrupted	d				
	100				

Programming model: produces - c	onsumer			
aha (read -	write I has a max size			
- 1 shared data Azuetva C	arrow):			
- 1 shared data structure C - A set of producers which - 4 set of consumers which	add data to the structure:			
- 4 set of consumers subject	remone data.			
prod	uces 3 TITTE COrrumers			
	lufter add ()			
Turen is this neither weeter	() Supplied ()			
When: production	consumption			
When: production consumption Speed # speed Ly your can increase the number of processes on one side on the other to have the data consumed as it is produced				
is you can increase the min	her of processes on one side on the			
other to have the data consu	imed as if is produced			
2) A producer can de put some	thing in the array if there is			
noon in it.				
1				
3) A consumer can consume iff the	array is not emptor.			
	0 10			
Producer:	Consumer			
while (true)				
producel);	consume();			
1, -				
If there is no parallelism:	Leurong Solution: sem. s:1			
produce () E S. P.O.	consume () { S. P()			
it (to se fall ()) }	: if (! b. is empty) }			
6.add(-) 3,3 8.v()	le remorie ();			
3,13				
S.V()	S.V()			
If there is parallelism AND				
Ly thou man & lo interrupted				
I sthey can to be interrupted. I a serie of atomic instructions	is not atomic.			
for next week: find the				
hints: 2 semaphous, use MA	x as a scalul for em of those			
to the total of th	THE CALL CALL CALL THE			