D1012

B

Pages: 2

Reg	No.:	Name:	
	F	APJ ABDUL KALAM TECHNOLOGICAL UNIVERSITY BUTHUR DURTH SEMESTER B.TECH DEGREE EXAMINATION(R&S), MAY 2019	
		Course Code: CS202	
	Co	urse Name: COMPUTER ORGANISATION AND ARCHITECTURE (CS, IT)	
Max	. Ma	arks: 100 Duration: 3 H	lours
1		Answer all questions, each carries 3 marks Explain one, two and three address instruction with an example for each.	3
2		List the steps involved in invoking a subroutine through the use of a link register.	3
3		Draw a 3 x 2 array multiplier.	3
4		Non-restoring division is faster than restoring division. Justify the statement.	3
		PART B Answer any two questions, each carries 9 marks	
5		List various addressing modes explain any four with an example for each.	9
6 E	a)	Draw the diagram of a multi-bus organization with 3 buses. Write the control	
		sequence for the instruction Add R4, R5, R6 for the above mentioned multi-bus	
		organization.	5
	b)	Give the sequence of control steps required to perform the operation Add [R3], R1	
		in a single-bus organization.	4
7	a)	Divide (1000) ₂ by (11) ₂ using restoring division method.	4
	b)	Illustrate the basic operational concepts in transferring data between main memory	5
		and processor with neat diagram.	•
		PART C Answer all question, each carries 3 marks	
8		What are vectored interrupts?	3
9	•	Give the functions of initiator and target controllers in SCSI bus.	
		9:	3
10		Compare synchronous and asynchronous DRAM.	3
11		Define temporal locality and spatial locality.	3
		PART D	
12	a)	Answer any two questions, each carries 9 marks Differentiate centralized and distributed bus arbitration mechanism used in DMA.	4
12		Give the structure of a typical static RAM cell and explain its read and write	5
	b)	operations.	J
		operations.	

add/subtract 2 signed numbers represented in the sign-and-magnitude form.

Explain the organization of a microprogrammed computer with a block diagram

Draw a neat block diagram of a microprogram sequencer and explain its working.

19

20

10

10

10

Page 2 of 2