

Lab 2 - Interrupts

AVR Interrupt Programming in C

Introduction

Interrupts vs. Polling

A Single microcontroller can serve several peripherals. There are two methods by which devices receive service from the microcontroller: *interrupts and polling*.

In the interrupt method, whenever any peripheral needs the microcontroller's service, the device notifies it by sending an interrupt signal. Upon receiving an interrupt signal, the microcontroller stops whatever it is doing and serves the device. The program associated with the interrupt is called the *Interrupt Service Routine (ISR)*.

In polling, the microcontroller continuously monitors the status of several devices and serve each of them as certain conditions are met. However, it is not an efficient use of the microcontroller.

The most important reason why the interrupt method is preferable is that; the polling method wastes much of the microcontroller's time by *polling devices that do not need service*.

Interrupt Service Routine

For every interrupt, there must be an interrupt service routine. When an interrupt is invoked, the microcontroller runs the interrupt service routine.

Steps in executing an ISR upon activation of an interrupt

The microcontroller goes through the following steps:

1. It finishes the instruction that is currently being executed and saves the address of the next instruction on the stack.
2. It jumps to a fixed location in memory called the *interrupt vector table*. The interrupt vector table directs the Microcontroller to the address of the interrupt service routine (ISR).

3. The Microcontroller starts to execute the interrupt service subroutine until it reaches the last instruction of the subroutine, which is RETI (return from interrupt).
4. Upon executing the RETI instruction, the Microcontroller returns to the place where it was interrupted. First, it gets the program counter address from the stack by popping the top bytes of the stack into the PC. Then it starts to execute from that address.

Interrupt	ROM Location (Hex)
Reset	0000
External Interrupt request 0	0002
External Interrupt request 1	0004
External Interrupt request 2	0006
Time/Counter2 Compare Match	0008
Time/Counter2 Overflow	000A
Time/Counter1 Capture Event	000C
Time/Counter1 Compare Match A	000E
Time/Counter1 Compare Match B	0010
Time/Counter1 Overflow	0012
Time/Counter0 Compare Match	0014
Time/Counter0 Overflow	0016
SPI Transfer complete	0018
USART, Receive complete	001A
USART, Data Register Empty	001C
USART, Transmit Complete	001E
ADC Conversion complete	0020
EEPROM ready	0022
Analog Comparator	0024
Two-wire Serial Interface (I2C)	0026
Store Program Memory Ready	0028

Figure 1: Example Interrupt Vector Table

Sources of interrupts in the AVR

There are many sources of interrupts in the AVR, depending on which peripheral is incorporated into the chip. The following are some of the most widely used sources of interrupts in the AVR.

1. There are at least two interrupts set aside for each of the timers, one for overflow and another for comparing match.
2. Three interrupts are set aside for external hardware interrupts. Pins PORTD.2, PORTD.3 and PORTB.2 are for the external hardware interrupts INTO, INT1, and INT2, respectively.
3. Serial communication's USART has three interrupts, one for receiving and two interrupts for transmitting.
4. The SPI interrupts.
5. The ADC (analog-to-digital converter). Normally, the service routine for an interrupt is too long to fit into the memory space allocated. For that reason, a JMP instruction is placed on the vector table to point to the address of the ISR.

Note: In this lab, we will only focus on external interrupts

Enabling and disabling an interrupt

Upon reset, all interrupts are disabled, meaning that none will be responded to by the microcontroller unless they are activated. The 7th bit for the SREG (Status Register) register is responsible for enabling and disabling the interrupts globally.




Figure 2: Status Register

Steps in enabling an interrupt

1. Bit 7(I) of the SREG register must be set to HIGH to allow the interrupts to happen.
2. If I=1, the corresponding interrupt enable (IE) flag bit for the required interrupt each interrupt must be enabled by setting to HIGH. This flag bit is usually located in a register belonging to the corresponding peripheral.

Interrupt Priority

If two interrupts are activated at the same time, the interrupt with the higher priority is served first. The priority of each interrupt is related to the address of that interrupt in the interrupt vector. The interrupt that has a lower address, has a higher priority.

Interrupt inside an interrupt

When the AVR begins to execute an ISR, it disables the I bit of the SREG register, causing all the interrupts to be disabled, and no other interrupt occurs while serving the interrupt. After serving the interrupt, the AVR enables the I bit, causing the other interrupts to be served.

Programming External Hardware Interrupts





The ATmega has two external hardware interrupts: pins PD2 and PD3 designated as INTO, and INT1 respectively. Upon activation of these pins, the AVR is interrupted in whatever it is doing and jumps to the vector table to perform the interrupt service routine.

The hardware interrupts must be enabled before they can take effect. This is done using the INTx bit located in the EIMSK (External Interrupt Mask Register) register.




ISC11, ISC10, ISCo1 and ISCo0 bits in the EICRA (External Interrupt Control Register A) register defines which activity on the corresponding pin will generate an interrupt as shown in figure below.

D7				D0			
SE	SM2	SM1	SM0	ISC11	ISC10	ISC01	ISC00

ISC01, ISC00 (Interrupt Sense Control bits) These bits define the level or edge on the external INT0 pin that activates the interrupt, as shown in the following table:

ISC01	ISC00		Description
0	0		The low level of INT0 generates an interrupt request.
0	1		Any logical change on INT0 generates an interrupt request.
1	0		The falling edge of INT0 generates an interrupt request.
1	1		The rising edge of INT0 generates an interrupt request.

ISC11, ISC10 These bits define the level or edge that activates the INT1 pin.

ISC11	ISC10		Description
0	0		The low level of INT1 generates an interrupt request.
0	1		Any logical change on INT1 generates an interrupt request.
1	0		The falling edge of INT1 generates an interrupt request.

Interrupt Programming in C

Interrupt include file:

We should include the interrupt header file if we want to use interrupts in our program. Use the following statement:

```
#include <avr/interrupt.h>
```

cli() and sei():

cli() macro clears the I bit of the SREG register while sei() sets it.

Defining an ISR:

To write an ISR for an interrupt we use the following structure:

```
ISR (interrupt vector name) {
    //your program
}
```

For the interrupt vector name we must use the ISR names in below table. For example, the following ISR serves the EEPROM ready interrupt:

```
ISR (EE_RDY_vect) {...}
```

Interrupt	Vector Name in WinAVR
External Interrupt request 0	INT0_vect
External Interrupt request 1	INT1_vect
External Interrupt request 2	INT2_vect
Time/Counter2 Compare Match	TIMER2_COMP_vect
Time/Counter2 Overflow	TIMER2_OVF_vect
Time/Counter1 Capture Event	TIMER1_CAPT_vect
Time/Counter1 Compare Match A	TIMER1_COMPA_vect
Time/Counter1 Compare Match B	TIMER1_COMPB_vect
Time/Counter1 Overflow	TIMER1_OVF_vect
Time/Counter0 Compare Match	TIMER0_COMP_vect
Time/Counter0 Overflow	TIMER0_OVF_vect
SPI Transfer complete	SPI_STC_vect
USART, Receive complete	USART0_RX_vect
USART, Data Register Empty	USART0_UDRE_vect
USART, Transmit Complete	USART0_TX_vect
ADC Conversion complete	ADC_vect
EEPROM ready	EE_RDY_vect
Analog Comparator	ANALOG_COMP_vect
Two-wire Serial Interface	TWI_vect
Store Program Memory Ready	SPM_RDY_vect

Example:

Using INTO generate a program to switch on a LED connected to PB6 when a button is pressed. (The LED is switched on the rising edge, i.e. when the button is pressed)

```
#include <avr/io.h>
#include <avr/interrupt.h>
#include <util/delay.h>

#define BLINK_DELAY_MS 100

int main() {

    DDRD &= ~(1<<2); //PD2 (INT0) is input

    DDRB |= (1<<0); //PB0 is output

    EICRA |= (1<<ISC01); //set for rising edge detection
    EICRA |= (1<<ISC00); //set for rising edge detection

    sei(); //enable global interrupts

    EIMSK |= (1<<INT0); //enable external interrupt for int0 *

    while(1) {
        }
    return 0;
}

ISR(INT0_vect) {
    PORTB &= ~(1<<0);
    _delay_ms(BLINK_DELAY_MS);
    PORTB |= (1<<0);
}
```

Exercises:

1. PD7 pin is connected to a push button. Write a program that uses 6 LEDs connected to PORTB (6 LSBs) to display the number of times the push button is pressed, as a binary number. Implement **without using external interrupts**. (i.e. Use polling)
2. Write a program that toggles pin PBo (show using a connected LED) whenever the push button is released, **using external interrupts**.
3. Extend the program in part 2, so that the number of times the push button was released is displayed as a binary number on a set of LEDs connected to PORTB.
4. Connect two push buttons (A and B) to two external interrupt pins. Connect 6 LEDs to a GPIO port. Write a program where a user can input a binary number using the two push buttons (press A to input a '0', press B to input a '1') through external interrupts, and display that number using the LEDs. The number must be updated and displayed every time one of the buttons are pressed.