

Anjali Jagtap.
Asu id: 1234157186

Datasheet.

Final Layout Area:

```
=====
Floorplan/Placement Information
=====
Total area of Standard cells: 51.788 um^2
Total area of Standard cells(Subtracting Physical Cells): 25.194 um^2
Total area of Macros: 0.000 um^2
Total area of Blockages: 0.000 um^2
Total area of Pad cells: 0.000 um^2
Total area of Core: 52.255 um^2
Total area of Chip: 300.465 um^2
Effective Utilization: 1.0000e+00
Number of Cell Rows: 6
% Pure Gate Density #1 (Subtracting BLOCKAGES): 99.107%
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 48.214%
% Pure Gate Density #3 (Subtracting MACROS): 99.107%
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 48.214%
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 99.107%
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES for insts are not placed): 48.214%
% Core Density (Counting Std Cells and MACROS): 99.107%
% Core Density #2(Subtracting Physical Cells): 48.214%
% Chip Density (Counting Std Cells and MACROS and IOs): 17.236%
% Chip Density #2(Subtracting Physical Cells): 8.385%
# Macros within 5 sites of IO pad: No
Macro halo defined?: No
=====
```

Matlab Tab Width: 8 Ln 774, Col 55 INS

Clock Frequency:

Time: 500ns

Frequency = 1/Time => $1/500 \times 10^{-12} \text{s} = > 2\text{GHz}$.

```
# #####CHANGE THIS#####
#####
# TOP_LEVEL_NAME
set top_level "adder_2bit"
# PATH TO YOUR VERILOG NETLIST
set netlist_search_path "/home/a20330_asu/asap7_rundir/Lab3/RTL"
# NETLIST NAME
set netlist_name "2_bit_adder.v"
# CLOCK PERIOD
set clk_period 500
# #####
#####

# Read verilog files
```

12,1 10%