
KRIA KV260 PYNQ DMA FIFO


Table of Contents

- Hardware design
 - Note that this design uses the AXI4 Stream Data FIFO IP, which can be replaced by your own RTL design
- Using the DMA from PYNQ


- Open Vivado
- Create Project




- Open Vivado
- Create Project
- Choose your project name and directory




- Open Vivado
- Create Project
- Choose your project name and directory
- Choose RTL Project and not specify sources for now




- Open Vivado
- Create Project
- Choose your project name and directory
- Choose RTL Project and not specify sources for now
- Under the "Boards" tab, search and choose the board "KRIA KV260"




- Open Vivado
- Create Project
- Choose your project name and directory
- Choose RTL Project and not specify sources for now
- Under the "Boards" tab, search and choose the board "KRIA KV260"
- Click Next and Finish




• Click "Create Block Design"




- Click "Create Block Design"
- Choose your name and click "OK"




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram and click "Add IP"




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram and click "Add IP"
- Search and select ZYNQ MPSoC




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram and click "Add IP"
- Search and select ZYNQ MPSoC
- Click "Run Block Automation" to apply the specifications and settings of the KV260 Board to the ZYNQ block




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram and click "Add IP"
- Search and select ZYNQ MPSoC
- Click "Run Block Automation" to apply the specifications and settings of the KV260 Board to the ZYNQ block




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram and click "Add IP"
- Search and select ZYNQ MPSoC
- Click "Run Block Automation" to apply the specifications and settings of the KV260 Board to the ZYNQ block




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram and click "Add IP"
- Search and select ZYNQ MPSoC
- Click "Run Block Automation" to apply the specifications and settings of the KV260 Board to the ZYNQ block
- Double click on the block to customize your IP




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram and click "Add IP"
- Search and select ZYNQ MPSoC
- Click "Run Block Automation" to apply the specifications and settings of the KV260 Board to the ZYNQ block
- Double click on the block to customize your IP
- Under PS-PL configuration → PS-PL Interfaces → Master Interface, deselect AXI HPM1 FPD and set the AXI HPM0 FPD Data width to 64




 Under PS-PL configuration → PS-PL Interfaces → Slave Interface, enable AXI HPO HPD and AXI HP2 HPD. Set their data width to 64




- Under PS-PL configuration → PS-PL Interfaces → Slave Interface, enable AXI HPO HPD and AXI HP2 HPD. Set their data width to 64
- Add an IP called AXI Direct Memory Access. Double click to customize it




- Under PS-PL configuration → PS-PL Interfaces → Slave Interface, enable AXI HPO HPD and AXI HP2 HPD. Set their data width to 64
- Add an IP called AXI Direct Memory Access. Double click to customize it
- Disable Scatter Gather Engine, set the width of buffer length register to 26, set the address width to 64. In the read channel panel, set the memory map data width and the stream data width to 64. Set the max burst size to 16. The write channel can be left as AUTO. Make sure no Allow Unaligned Transfers boxes are enabled




- Under PS-PL configuration → PS-PL Interfaces → Slave Interface, enable AXI HPO HPD and AXI HP2 HPD. Set their data width to 64
- Add an IP called AXI Direct Memory Access. Double click to customize it
- Disable Scatter Gather Engine, set the width of buffer length register to 26, set the address width to 64. In the read channel panel, set the memory map data width and the stream data width to 64.
 Set the max burst size to 16. The write channel can be left as AUTO. Make sure no Allow Unaligned Transfers boxes are enabled
- Click Run Connection Automation




• Select S_AXI_LITE




- Select S_AXI_LITE
- Select S_AXI_HPO_FPD and set the master interface to M_AXI_MM2S




- Select S_AXI_LITE
- Select S_AXI_HPO_FPD and set the master interface to M_AXI_MM2S
- Select S_AXI_HP2_FPD and set the master interface to M_AXI_S2MM




- Select S_AXI_LITE
- Select S_AXI_HPO_FPD and set the master interface to M_AXI_MM2S
- Select S_AXI_HP2_FPD and set the master interface to M_AXI_S2MM
- Add AXI4-Stream Data FIFO to the design




- Select S_AXI_LITE
- Select S_AXI_HPO_FPD and set the master interface to M_AXI_MM2S
- Select S_AXI_HP2_FPD and set the master interface to M_AXI_S2MM
- Add AXI4-Stream Data FIFO to the design
- Make the following connection:
 - \circ S_AXIS \rightarrow M_AXIS_MM2S
 - $M_AXIS \rightarrow S_AXIS_S2MM$
 - o s_{axis_aclk} → pl_{clk0}
 - o s axis aresetn → axi resetn




- Select S_AXI_LITE
- Select S_AXI_HPO_FPD and set the master interface to M_AXI_MM2S
- Select S_AXI_HP2_FPD and set the master interface to M_AXI_S2MM
- Add AXI4-Stream Data FIFO to the design
- Make the following connection:
 - \circ S_AXIS \rightarrow M_AXIS_MM2S
 - \circ M AXIS \rightarrow S AXIS S2MM
 - \circ s axis aclk \rightarrow pl clk0
 - o s_axis_aresetn → axi_resetn
- Finally, create HDL wrapper



- Select S_AXI_LITE
- Select S_AXI_HPO_FPD and set the master interface to M_AXI_MM2S
- Select S_AXI_HP2_FPD and set the master interface to M_AXI_S2MM
- Add AXI4-Stream Data FIFO to the design
- Make the following connection:
 - S AXIS → M AXIS MM2S
 - \circ M AXIS \rightarrow S AXIS S2MM
 - \circ s axis aclk \rightarrow pl clk0
 - o s axis aresetn → axi resetn
- Finally, create HDL wrapper
- Generate output product, set the synthesis option to global



- Select S_AXI_LITE
- Select S_AXI_HPO_FPD and set the master interface to M_AXI_MM2S
- Select S_AXI_HP2_FPD and set the master interface to M_AXI_S2MM
- Add AXI4-Stream Data FIFO to the design
- Make the following connection:
 - S AXIS → M AXIS MM2S
 - \circ M AXIS \rightarrow S AXIS S2MM
 - $s_{axis_aclk} \rightarrow pl_{clk}0$
 - o s_axis_aresetn → axi_resetn
- Finally, create HDL wrapper
- Generate output product, set the synthesis option to global



- Select S_AXI_LITE
- Select S_AXI_HPO_FPD and set the master interface to M_AXI_MM2S
- Select S_AXI_HP2_FPD and set the master interface to M_AXI_S2MM
- Add AXI4-Stream Data FIFO to the design
- Make the following connection:
 - \circ S_AXIS \rightarrow M_AXIS_MM2S
 - o M_AXIS \rightarrow S_AXIS_S2MM
 - $s_{axis_aclk} \rightarrow pl_{clk}0$
 - o s axis aresetn → axi resetn
- Finally, create HDL wrapper
- Generate output product, set the synthesis option to global
- Then, generate bitstream



Hardware design File location

 You'll need 2 files, one will be the hwh file located here

"DMA_FIFO\DMA_FIFO.gen\sources_1\bd\ KV260_DMA_FIFO\hw_handoff"

 And the other is the bit stream file, located here

"DMA_FIFO\DMA_FIFO.runs\impl_1"

 Move them to the global folder and make sure they have the same name

MA_FIFO.cache	11/12/2022 3:57 PM	File folder	
MA_FIFO.gen	11/12/2022 12:13 PM	File folder	
MA_FIFO.hw	11/12/2022 11:39 AM	File folder	
MA_FIFO.ip_user_files	11/12/2022 3:55 PM	File folder	
MA_FIFO.runs	11/12/2022 3:57 PM	File folder	
MA_FIFO.sim	11/12/2022 11:39 AM	File folder	
MA_FIFO.srcs	11/12/2022 11:42 AM	File folder	
🝌 DMA_FIFO.xpr	11/12/2022 4:06 PM	Vivado Project File	12 KB
KV260_DMA_FIFO.bit	11/12/2022 4:06 PM	BIT File	7,616 KB
KV260_DMA_FIFO.hwh	11/12/2022 3:55 PM	HWH File	341 KB

- The following segment can be used to test the functionality of the design.
- The test is very simple, consists of sending an array of data to the DMA through the send channel and receiving the same data through the receive channel
- Make sure to free the memory buffers to avoid memory leaks.

```
In [1]: from pynq import Overlay
    ol = Overlay("./KRIA_KV260_DMA.bit")
    /usr/local/share/pynq-venv/lib/python3.8/site-packages/pynq/pl_server/xrt_device.py:59: UserWarning: xbutil failed to run - una
    ble to determine XRT version
        warnings.warn("xbutil failed to run - unable to determine XRT version")

In [2]: ol.axi_dma_0?

In [3]: ol.ip_dict
    dma = ol.axi_dma_0
    dma_send = ol.axi_dma_0.sendchannel
    dma_recv = ol.axi_dma_0.recvchannel
```

- The following segment can be used to test the functionality of the design.
- The test is very simple, consists of sending an array of data to the DMA through the send channel and receiving the same data through the receive channel
- Make sure to free the memory buffers to avoid memory leaks.

```
In [4]: from pynq import allocate
        import numpy as np
        input_buffer = allocate(shape=(data_size,), dtype=np.uint32)
In [5]: for i in range(data_size):
            input_buffer[i] = i + 0xcafe0000
In [6]: for i in range(10):
            print(hex(input buffer[i]))
        0xcafe0000
        0xcafe0001
        0xcafe0002
        0xcafe0003
        0xcafe0004
        0xcafe0005
        0xcafe0006
        0xcafe0007
        0xcafe0008
        0xcafe0009
In [7]: dma_send.transfer(input_buffer)
```

- The following segment can be used to test the functionality of the design.
- The test is very simple, consists of sending an array of data to the DMA through the send channel and receiving the same data through the receive channel
- Make sure to free the memory buffers to avoid memory leaks.

```
In [8]: output_buffer = allocate(shape=(data_size,), dtype=np.uint32)
         for i in range(10):
             print('0x' + format(output_buffer[i], '02x'))
         0x00
         0x00
         0x00
         0x00
         0x00
         0x00
         0x00
         0x00
         0x00
        dma_recv.transfer(output_buffer)
In [10]: for i in range(10):
             print('0x' + format(output_buffer[i], '02x'))
         0xcafe0000
         0xcafe0001
         0xcafe0002
         0xcafe0003
         0xcafe0004
         0xcafe0007
         0xcafe0008
         0xcafe0009
```

- The following segment can be used to test the functionality of the design.
- The test is very simple, consists of sending an array of data to the DMA through the send channel and receiving the same data through the receive channel
- Make sure to free the memory buffers to avoid memory leaks.

```
In [11]: del input_buffer, output_buffer

In [ ]:
```