
PYNQ GS GPIO WITH KRIA KV260


Table of Contents

- Hardware design
- Using the GPIO PYNQ class


- Open Vivado
- Create Project




- Open Vivado
- Create Project
- Choose your project name and directory




- Open Vivado
- Create Project
- Choose your project name and directory
- Choose RTL Project and not specify sources for now




- Open Vivado
- Create Project
- Choose your project name and directory
- Choose RTL Project and not specify sources for now
- Under the "Boards" tab, search and choose the board "KRIA KV260"




- Open Vivado
- Create Project
- Choose your project name and directory
- Choose RTL Project and not specify sources for now
- Under the "Boards" tab, search and choose the board "KRIA KV260"
- Click Next and Finish




• File → Add Sources or (ALT + A)




- File → Add Sources or (ALT + A)
- Click Next and choose "Create File"




- File → Add Sources or (ALT + A)
- Click Next and choose "Create File"
- Choose your name and click "OK"




- File → Add Sources or (ALT + A)
- Click Next and choose "Create File"
- Choose your name and click "OK"
- Click "Finish"




- File → Add Sources or (ALT + A)
- Click Next and choose "Create File"
- Choose your name and click "OK"
- Click "Finish"
- Specify your ports



- File → Add Sources or (ALT + A)
- Click Next and choose "Create File"
- Choose your name and click "OK"
- Click "Finish"
- Specify your ports
- Open → Open Source File



- File → Add Sources or (ALT + A)
- Click Next and choose "Create File"
- Choose your name and click "OK"
- Click "Finish"
- Specify your ports
- Open → Open Source File
- Choose your file and hit ENTER




- File → Add Sources or (ALT + A)
- Click Next and choose "Create File"
- Choose your name and click "OK"
- Click "Finish"
- Specify your ports
- Open → Open Source File
- Choose your file and hit ENTER
- Type your code for a majority circuit and save it.


```
module Majority_Module(
    input A, B, C
    output Z
    and(and0, A, B);
    and(and1, B, C);
    and(and2, A, C);
    or(OUTOUT, and0, and1, and2);
```

endmodule


• Click "Create Block Design"




- Click "Create Block Design"
- Choose your name and click "OK"




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram you just created and click "Add module"




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram you just created and click "Add module"
- Choose your module and click "OK"




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram you just created and click "Add module"
- Choose your module and click "OK"




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram you just created and click "Add module"
- Choose your module and click "OK"
- Right click on the diagram and click "Add IP"




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram you just created and click "Add module"
- Choose your module and click "OK"
- Right click on the diagram and click "Add IP"
- Search and select ZYNQ MPSoC




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram you just created and click "Add module"
- Choose your module and click "OK"
- Right click on the diagram and click "Add IP"
- Search and select ZYNQ MPSoC
- Click "Run Block Automation" to apply the specifications and settings of the KV260 Board to the ZYNQ block




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram you just created and click "Add module"
- Choose your module and click "OK"
- Right click on the diagram and click "Add IP"
- Search and select ZYNQ MPSoC
- Click "Run Block Automation" to apply the specifications and settings of the KV260 Board to the ZYNQ block




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram you just created and click "Add module"
- Choose your module and click "OK"
- Right click on the diagram and click "Add IP"
- Search and select ZYNQ MPSoC
- Click "Run Block Automation" to apply the specifications and settings of the KV260 Board to the ZYNQ block




- Click "Create Block Design"
- Choose your name and click "OK"
- Right click on the diagram you just created and click "Add module"
- Choose your module and click "OK"
- Right click on the diagram and click "Add IP"
- Search and select ZYNQ MPSoC
- Click "Run Block Automation" to apply the specifications and settings of the KV260 Board to the ZYNQ block
- Double click on the ZYNQ block to customize it
- First of all, search and disable all AXI HMP clocks in PS-PL Configuration




Under I/O Configuration → Low Speed →
I/O Peripherals → GPIO, select "GPIO
EMIO" and make it 4, also deselect GPIO1
MIO and GPIO2 MIO, click "OK"




Under I/O Configuration → Low Speed →
I/O Peripherals → GPIO, select "GPIO
EMIO" and make it 4, also deselect GPIO1
MIO and GPIO2 MIO, click "OK"




- Under I/O Configuration → Low Speed →
 I/O Peripherals → GPIO, select "GPIO
 EMIO" and make it 4, also deselect GPIO1
 MIO and GPIO2 MIO, click "OK"
- Add another IP called Slice and customize it as follows




- Under I/O Configuration → Low Speed →
 I/O Peripherals → GPIO, select "GPIO
 EMIO" and make it 4, also deselect GPIO1
 MIO and GPIO2 MIO, click "OK"
- Add another IP called Slice and customize it as follows




- Under I/O Configuration → Low Speed →
 I/O Peripherals → GPIO, select "GPIO
 EMIO" and make it 4, also deselect GPIO1
 MIO and GPIO2 MIO, click "OK"
- Add another IP called Slice and customize it as follows
- Add 2 more Slices and customize it




- Under I/O Configuration → Low Speed →
 I/O Peripherals → GPIO, select "GPIO
 EMIO" and make it 4, also deselect GPIO1
 MIO and GPIO2 MIO, click "OK"
- Add another IP called Slice and customize it as follows
- Add 2 more Slices and customize it
- Note that each slice will be one of your input port. Therefore you can connect the output of each slices to the input of your majority module
- And for the output of our majority module, we will have to concatenate it with dummy signals to fit the GPIO ports




 Add one concat IP and one constant IP. Customize them as follows




- Add one concat IP and one constant IP. Customize them as follows
- Connect concat, constant and majority block
- And finally, connect each of the slices to the GPIO Out, and connect the dout of the concat block to the GPIO In




- Add one concat IP and one constant IP. Customize them as follows
- Connect concat, constant and majority block
- And finally, connect each of the slices to the GPIO Out, and connect the dout of the concat block to the GPIO In
- Right click on your block design file and select create HDL wrapper



- Add one concat IP and one constant IP. Customize them as follows
- Connect concat, constant and majority block
- And finally, connect each of the slices to the GPIO Out, and connect the dout of the concat block to the GPIO In
- Right click on your block design file and select create HDL wrapper
- Right clock on your block design file again and select Generate output products.
 Select Global in the synthesis option and click generate.



- Add one concat IP and one constant IP.
 Customize them as follows
- Connect concat, constant and majority block
- And finally, connect each of the slices to the GPIO Out, and connect the dout of the concat block to the GPIO In
- Right click on your block design file and select create HDL wrapper
- Right clock on your block design file again and select Generate output products.
 Select Global in the synthesis option and click generate.
- You can now generate bitstream



Hardware design File location

 You'll need 2 files, one will be the hwh file located here

"Majority\Majority.gen\sources_1\bd\KV260 _GPIO\hw_handoff"


 And the other is the bit stream file, located here

"Majority\Majority.runs\impl_1"

 Move them to the global folder and make sure they have the same name

Majority.cache	11/6/2022 1:55 PM	File folder	
Majority.gen	11/6/2022 12:56 PM	File folder	
Majority.hw	11/6/2022 12:56 PM	File folder	
Majority.ip_user_files	11/6/2022 2:31 PM	File folder	
Majority.runs	11/6/2022 1:55 PM	File folder	
Majority.sim	11/6/2022 12:56 PM	File folder	
Majority.srcs	11/6/2022 2:32 PM	File folder	
KV260_GPIO.bit	11/6/2022 2:52 PM	BIT File	7,616 KB
KV260_GPIO.hwh	11/6/2022 2:31 PM	HWH File	136 KB
A Majority.xpr	11/6/2022 2:50 PM	Vivado Project File	12 KB

• Open Jupyter lab, drag and drop those 2 files in.



- Open Jupyter lab, drag and drop those 2 files in.
- Create a new notebook and write in these lines

```
from pynq import Overlay
ol = Overlay("./KV260_GPIO.bit")
from pynq import GPIO
A = GPIO(GPIO.get_gpio_pin(0), 'out')
B = GPIO(GPIO.get_gpio_pin(1), 'out')
C = GPIO(GPIO.get_gpio_pin(2), 'out')
Z = GPIO(GPIO.get_gpio_pin(3), 'in')
```

- Open Jupyter lab, drag and drop those 2 files in.
- Create a new notebook and write in these lines
- You can then test by using these lines.

```
[ ]: A.write(1)
B.write(1)
C.write(0)

[ ]: Z.read()
```

- Open Jupyter lab, drag and drop those 2 files in.
- Create a new notebook and write in these lines
- You can then test by using these lines.
- With the inputs in the figure, you should get the output 1

```
from pynq import Overlay
     ol = Overlay("./KV260_GPIO.bit")
     from pynq import GPIO
[3]: A = GPIO(GPIO.get_gpio_pin(0), 'out')
     B = GPIO(GPIO.get_gpio_pin(1), 'out')
     C = GPIO(GPIO.get gpio pin(2), 'out')
    Z = GPIO(GPIO.get_gpio_pin(3), 'in')
[5]: A.write(1)
     B.write(1)
     C.write(0)
[6]: Z.read()
[6]: 1
```