Reg. No.: 21BCE1696 Name: VISHAL



Continuous Assessment Test I - September 2022

Programme	: B.Tech ECE/ECM	Semester :	FS 2022-23
Course		Code :	BECE102L
	Digital System Design	Class Nbr :	CH2022231001853
Faculty	: Dr.E.Manikandan	Slot :	E1+TE1
Time	: 90 Minutes	Max. Marks :	50

	Answer ALL the questions	00,
Q.No.	Sub- division Question Text	O O Marks
X.	a) Reduce the following Boolean expressions	[2]
	WXYZ+W'XZ+WXYZ (b) Express the given function as in a) in POS form	+
	/ Lapless the given function as in a) in 100 form	[3]
2/	$F(A,B,C,D) = \pi(1,4,6,12,14)$	[5]
1	Simplify the given Boolean function in SOP form using	ng K-Map. +
	Draw a CMOS logic circuit for this simplified express and complementary inputs are available)	
3/	Consider the combinational circuit shown	[5]
	Determine the truth table for the output F as a function of the four	r inputs.
4.	Simplify the given function and for the simplified expression wrusing (a) Behavioral and (b) dataflow modelling. $F1 = \sum (1,2,3,6,8,9,10,12,13,14).$	rite the Verilog program [10]
5.	Identify the errors in the Verilog program given below for the $F = (A + \underline{CD})(\underline{A} + B)$.	he Boolean expression
	Module test (a, b, c, d, F)	[10]
1	input a,b,c,d;	
	output F;	

	reg f1 f2 f3 f4;	
	not g1(f1,a);	
	nand g2(f2,c,d);	
	or g3(f1,f3,b);	
	or g3(f4,a,f2);	
	nand (F, f3,f4)	
	end module	
	Check for both syntactic and logical errors, Correct it.	
6.	Design a full-subtractor circuit and implement the same a) using a suitable decoder. b) using NAND only	[10]
	Total Marks	[50]

000

* 2000

A.0 A.0