


- ① Elaborate 8086 Architecture, addressing modes, Programming with DOS and BIOS function calls, min & max mode configuration

8086 Architecture

The 8086 microprocessor is a 16 bit microprocessor that was introduced by Intel in 1978. It is the first member of x86 family of processors, which is in use till date.



Execution Unit (EU)

EU executes instructions that have already been fetched by the BIU.

BIU & EU functions separately.

Execution unit - The main components of EU are General purpose registers, the ALU, Special purpose registers, the IR's and Instruction decoder and the flag/status Reg.

Bus Interface Unit (BIU)

BIU fetches instructions, reads data from memory and I/O ports, writes data to memory & I/O ports.

Functions of EU:

- ① Fetches instructions from the queue in BIU, decodes, and executes arithmetic and logic operations using the ALU.
- ② Sends control signals for internal data transfer operations within the microprocessor (control unit)
- ③ ~~sends control signals for internal data transfer operations within the microprocessor (control unit)~~
- ⑤ Sends request signals to BIU to access the external modules.
- ④ It operates w.r.t T-status (clock cycles) & not MC.

Functional parts

- ① ALU → handles all arithmetic & logical operations.
- ② Flag register → 16 bit register that behaves like a flip-flop, changes status according to result in Accumulator & flags - Conditional

Flags

I) Conditional Flags - represent result of last instruction

- (i) Carry flag - overflow condition for arithmetic operation
- (ii) Auxiliary flag - when carry/borrow from lower nibble (D0-D3) to upper nibble (D4-D7), this flag is set.

(Carry given by D3 to D4).

- (iii) Parity flag - lower order bits of result contains even no. of 1's → Flag set
odd no. of 1's → Parity flag is cleared

- (iv) Zero flag - Set to 1 when result of operation is 0.

- (v) Sign flag - Holds sign of result, i.e. -ve value set to 1, else 0
- (vi) Overflow flag - Represents the result when system capacity is exceeded.

II) Control Flags - controls the operations of execution unit.

(i) Trap flag - It is used for single step control and allows the user to execute one instruction at a time for debugging. If it is set, then the program can be run in single step mode.

(ii) Interrupt flag - Interrupt enable = 1, disable = 0. allow interrupt.

(iii) Direction flag - Used in string operation, 1 = String bytes are moved from higher memory address to lower memory add.

Source Index (SI) and Destination Index (DI)

• used in indexed addressing

Instructions that process data strings use the SI and DI registers together with DS and ES respectively in order to differentiate betⁿ source & destⁿ address

General Purpose registers

- 8 general purpose regs. AH, AL; BH, BL; CH, CL; DH, DL

• AX → Accumulator register (stores operands)

• BX → base register (storing base address)

• CX → counter

• DX → hold I/O port address for I/O instructions

Stack Pointer Reg - holds address from the start of the segment

Bus Interface Unit (BIU) → It provides the interface of 8086 to external memory & I/O devices

via the system bus. It performs various machine cycles such as memory read, I/O read, etc to transfer data betⁿ memory & I/O.

functions → generates 20-bit physical address for memory access.
→ fetches instructions from memory
→ transfers data to and from memory and I/O.
→ maintains 6 byte fetch instruction queue.

Reg no. 21BCB0069

Name - VISHAL KURUMAL

Page 8

BIU →

- Instruction queue - BIU contains instruction queue, gets up to 6 bytes of next inst. & stores in queue.
Fetching the next inst. while current execution events is Pipelining.
- Segment registers - BIU has 4 segment registers. It holds the addresses of inst. and data in memory, used by the processor to access memory location.
 - CS - Code segment
 - DS - Data segment (data used by program)
 - SS - Stack segment (store data and address)
 - ES - Extra segment.
- Instruction pointer - hold the address of the next inst. to be executed.

Addressing modes →

Way of specifying data to be operated by an instruction.

- ① Registers - name of register in instruction `MOV CL, DH`
- ② Immediate - 8-bit / 16-bit data is specified in instruction
`MOV DL, 08H`
- ③ Direct Addressing - effective address of memory location at which data operand is stored.
eg → `MOV BX, [1354H]`
- ④ Register Addressing - Content of DS reg. used for base add. calculation
(Indirect) $MA = BA + EA$ ($BA = DS \times 16_{10}$)
- ⑤ Based Addressing - BX or BP used to hold effective address & signed 8-bit / unsigned 16-bit.
 $EA = BX + 0008H$
 $BA = DS \times 16_{10}$
 $MA = BA + EA$

⑦ Indexed addressing - SI or DI reg used to hold an index value for memory data and a signed 8/16 bit displacement will be specified in the inst.

MOV CX, [SI + 0A2H]

$$EA = SI + FFA2$$

$$BA = (DS) \times 16_{10}$$

$$MA = BA + EA$$

⑧ Based Indexed Addressing → $EA = BX + SI + 000AH$

$$BA = DS \times 16_{10}$$

$$MA = BA + EA$$

⑨ String Addressing → to operate on string data

⑩ Direct I/O port Addressing → eg IN AL, [09H]

⑪ Indirect I/O port Addressing →

⑫ Relative Addressing - EA is relative to IP

⑬ Implied Addressing - no operands, instruction itself specifies


Min Mode - Microprocessors do not associate with any co-processors & cannot be used for multiprocessor system.

signals on Pins 24-31; MN/\overline{MX} to logic high.
Simple ckt, lower performance

Max Mode - 8086 can work in multi-processor or co-processor config; MN/\overline{MX} to ground.
Pins 24-31 reassigned.

Complex ckt, high performance.

DOS & BIOS support



Data input & output through the keyboard are most commonly used functions.

(DOS) — Disk Operating system Interrupts, INT 21H.

(BIOS) — INT 10H subroutines are buried into the ROM BIOS of 8086 based and compatibles and are used to communicate with computer with screen video. Much of the manipulation of screen text or graphics is done through INT 10H.

Question 2) Assume data in Accumulator. Check MSB \rightarrow if 1, transfer data in ROM starting from 200H to 20FH to internal RAM starting from 50H to 5FH.

```

ORG 0000H
ADD A, #80H           ; adds 80H, if data has MSB 1,
JNC HERE              ; generates carry if even bit.
MOV DPTR, #0200H
MOV R0, #0FH
MOV R1, #50H
LOOP: CLR A            ; Loop for data transfer.
    MOVC A, @A+DPTR
    MOV @R1, A
    INC DPTR
    INC R1
    DJNZ R0, LOOP
HERE: STMP HERE
    ORG 0200H
    DB "HELLO MY NAME IS "; ; data to be transferred
    END

```

Question 3) ITALL freq. = 11.0592 MHz.

```

DELAY: MOV R0, #200      (1)
AGAIN: MOV R1, #250     (1)
HERE:  NOP               (1)
        NOP              (1)
        DJNZ R1, HERE    (2)
        DJNZ R0, AGAIN   (2)
        RET              (2)

```

$$\begin{aligned}
 & \left(\left(4 \times 250 \right) + 1 + 2 \right) \times 200 + 1 + 2 \\
 &= (1003 \times 200) + 1 + 2 \\
 &= 200603
 \end{aligned}$$

$$\begin{aligned}
 \text{Time period for 1 m-c} &= \frac{12}{11.0592 \times 10^6} \\
 &= 1.0854 \mu\text{s}
 \end{aligned}$$

$$\begin{aligned}
 \text{Tot. time delay} \\
 &= 0.218 \text{ s}
 \end{aligned}$$

Question 4)

```
XX: MOV R0, #50H
    MOV 50H, #25
    MOV A, @R0
    JZ XX
    INC R0
    MOV A, @R0
    END
```

RO: 50H 51H

[50H]: 25

[51H]: undefined.

Question 5) Assume string of data stored in code space starting at address 200H, transfer string in reverse order to RAM location starting 40H.

```
ORG 0000H
MOV DPTR, #0200H
MOV R0, #40H
MOV R1, #0EH
LOOP: CLR A
      ADD A, R1
      SUBB A, #01H
      MOVC A, @A+DPTR
      MOV @R0, A
      INC R0
      DJNZ R1, LOOP
```

HERE: STMP HERE

ORG 0200H

DB "VIT UNIVERSITY"

END

Question 6)

Write an 8051 ALP to generate 60% duty cycle on P1.2

```

ORG 0000H
CLR P1.2
MOV TMOD, #01H
HERE: SETB P1.2
      ACALL DELAY
      ACALL DELAY
      ACALL DELAY
      SJMP HERE
DELAY: MOV CLR P1.2
      ACALL DELAY
      ACALL DELAY
      SJMP HERE
DELAY: MOV TH0, #0FFH
      MOV TLO, #0F0H
      SETB TR0
BACK:  JNB TFO, BACK
      CLR TR0
      CLR TFO
      RET
      END
  
```

Question 7) Switch is connected at port P2.3. Let port P1 & P0 are each connected with 8 LEDs. WAP 8051 ALP

- ① Switch high → turn ON LED on Port 0 & OFF LEDs on Port 1
 ② else turn OFF on Port 0 & ON LEDs Port 1

```

SWI EQU P2.3
ORG 0000H
HERE: JB SWI, NEXT
      MOV A, #0FFH
      MOV P1, A
      MOV A, #00H
      MOV P0, A
      SJMP HERE
NEXT:  MOV A, #0FFH
      MOV P0, A
      MOV A, #00H
      MOV P1, A
      SJMP HERE
      END
  
```


Question 8) Write an ALP to Get Date (Reg. 21BCB0069)
from Port P1 & send it to Port P2
P1: Input ; P2: Output Port.

Normal →

```

ORG 0000H
MOV A, #0FFH
HERE: MOV P1, A
      MOV A, P1
      MOV P2, A
      SJMP HERE
      END

```

Serial Comm →

```

ORG 0000H
MOV TMOD, #20H
MOV TH1, #-3
MOV SCON, #50H
SETB TR1
MOV A, #0FFH
MOV P1, A
HERE: JNB RI, HERE
      MOV A, SBUF
      MOV P2, A
      MOV A, P1
      MOV P2, A
      CLR RI
      SJMP HERE
      END

```

Question 9) WAP to read the temp. through any port and test it for value 75. According to the test results, place the temperature value into the registers indicated by the following.

If $T = 75$ then $A = 75H$
 $T < 75$ then $R1 = T$
 $T > 75$ then $R2 = T$


```

ORG 0000H
MOV A, PI
MOV R0, A
SUBB A, #4BH
JZ EQUAL
JNC MORE
MOV A, R0
MOV R1, A
MOV A, #0DH
MOV R0, A
MOV R2, A
SJMP HERE
MORE: MOV A, R0
      MOV R2, A
      MOV A, #0DH
      MOV R0, A
      MOV R1, A
      SJMP HERE
EQUAL: MOV A, R0
       MOV R0, #0DH
       MOV R1, #0DH
       MOV R2, #0DH
       SJMP HERE
HERE:  SJMP HERE
      END

```

Question 10) Draw Memory Interface to 8086 and explain.

Designing - 8086 in min mode with 8MHz

- 64KB EPROM using 32KB EPROM
- 128 KB RAM using 64KB RAM.

64KB EPROM with 32 KB EPROM

- no. of chips = 2 chips \rightarrow one chip 32KB for even, another for odd.
- Address lines \Rightarrow for 64KB = $2^{10} \times 2^6 = 2^{16}$ - 16 lines.
- Data lines \Rightarrow for 64KB = 8 (for byte, it is 8bits)
- Control lines \Rightarrow for 64KB EPROM = Memory read.

→ 128 KB RAM using 64 KB RAM

- no. of chips = 2 chips of 64 KB RAM (1-even, 1-odd)
- Add. lines for 128 KB Add = $2^{10} \times 2^7 = 2^{17}$ - 17 add. lines
- Data lines for 128 KB = 8 (for byte, it is 8 bits)
- Control lines for 128 KB RAM = 2 (Memory Read & Write)

Chip select -

Memory IC	A19	A18	A17	A16	A15	...	A10	...	A2	A1	A0	Address
EPROM 1	1	1	1	1	0	0 0	...	0	0	0	0	F 0000 H
Lower Byte	1	1	1	1	1	1	...	1	1	1	0	F FFFF H
EPROM 2	1	1	1	1	0	0	...	0	0	0	1	F 0001 H
Higher Byte	1	1	1	1	1	1	...	1	1	1	1	F FFFF H
RAM 1	0	0	0	0	0	0	...	0	0	0	0	1 FFFF H
Lower Byte	0	0	0	0	1	1	...	1	1	1	0	0 0001 H
RAM 2	0	0	0	0	0	0	...	0	0	0	1	1 FFFF H
Higher byte	0	0	0	1	1	1	...	1	1	1	1	1 FFFF H

