EXPERIMENT NO. 9

Aim: Modelling, simulation and synthesis of a sequence detector which has one input and one output. If the input sequence is "01" or "10" then an output of the detector is '1'.

Perform the following activities.

Activity 1: Draw the Mealy state diagram for a 01/10 sequence detector. Overlapping is allowed.

Activity 2: Write the VHDL code for the sequence detector.

```
---- Next State Logic
                                                process(x, reg ps)
                                                  begin
library IEEE;
                                                   case reg ps is
use IEEE STD LOGIC 1164 ALL;
                                                    when s0 =>
                                                     if(x='0') then
                                                       reg ns<=sl;
entity mealy seq det is
                                                        else
port(clk,rst,x: in std logic;
                                                       reg_ns<=s2;
     z: out std logic);
                                                       end if;
end mealy seq det;
                                                    when sl =>
architecture Behavioral of mealy_seq_det is
                                                     if(x='0') then
type mealy state is (s0,s1,s2);
                                                       reg ns<=sl;
signal reg ps, reg ns: mealy state;
                                                       else
                                                       reg ns<=s2;
begin
                                                      end if;
                                                     when s2 =>
--- register
                                                     if(x='0') then
process (rst, clk)
                                                       reg ns<=sl;
 begin
                                                       else
   if (rst='l') then
                                                       reg ns<=s2;
     reg ps<=s0;
                                                      end if;
  elsif(clk'event and clk='l') then
                                                 when others =>
   reg_ps<=reg_ns;
                                                    reg ns<=s0;
   end if;
                                                end case;
  end process;
                                               end process;
```

```
--- Output Logic
  process(x, reg_ps)
     case reg_ps is
      when sl =>
       if(x='0') then
         z<='0';
         else
         z<='1';
       end if;
       when s2 =>
       if(x='0') then
          z<='1';
         else
         z<='0';
        end if;
     when others =>
      z<='0';
  end case;
end process;
end Behavioral;
```

Activity 3: Verify the operation of the design using VHDL test bench.

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY mealy seq det tb IS
END mealy_seq_det_tb;
ARCHITECTURE behavior OF mealy_seq_det_tb IS
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT mealy seq det
    PORT (
         clk : IN std_logic;
         rst : IN std logic;
         x : IN std_logic;
         z : OUT std logic
        );
    END COMPONENT;
   --Inputs
   signal clk : std logic := '0';
   signal rst : std_logic := '0';
   signal x : std logic := '0';
```

```
--Outputs
  signal z : std_logic;
   -- Clock period definitions
   constant clk period : time := 50 ns;
BEGIN
   -- Instantiate the Unit Under Test (UUT)
   uut: mealy_seq_det PORT MAP (
         clk => clk,
         rst => rst,
         x => x
          z => z
        );
   -- Clock process definitions
   clk process :process
   begin
     clk <= '0';
     wait for clk_period/2;
     clk <= '1';
      wait for clk period/2;
   end process;
   -- Stimulus process
   stim proc: process
   begin
   rst<= '1'; wait for 5 ns;
   rst<= '0';
   x<='0'; wait until falling_edge(clk);
   x<='0'; wait until falling_edge(clk);</pre>
   x<='l'; wait until falling_edge(clk);</pre>
   x<='1'; wait until falling_edge(clk);</pre>
  x<='0'; wait until falling edge(clk);
  x<='l'; wait until falling_edge(clk);
  x<='0'; wait until falling_edge(clk);
  x<='0'; wait until falling edge(clk);
  x<='l'; wait until falling edge(clk);
  x<='0'; wait until falling edge(clk);
      wait;
   end process;
END;
```

Activity 4: Perform the synthesis of sequence detector design.

Note: Set the FPGA device before the synthesis (FPGA Family- Spartan 3E, Device-XC3S100E).

Number of Slices	
Number of Slice FFs	
Number of LUTs	
IOBs	
Minimum Clock period	