EXPERIMENT NO. 7

Aim: Modelling, simulation and synthesis of a 4-bit Arithmetic Logic Unit (ALU) that provides the following functionalities: addition (A+B), subtraction (A-B), logical operations (AND, OR, NOT, NAND, NOR and XOR).

Perform the following activities.

Activity 1: Write the VHDL Code for 4-bit ALU design. Check syntax errors if any and correct them.

```
-- VHDL program for 4-bit ALU
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity ALU is
port (A, B: in std logic vector(3 downto 0);
Sel: in std logic vector(2 downto 0);
Y : out std logic vector(3 downto 0));
end ALU;
architecture arch ALU of ALU is
begin
process(A, B, Sel)
begin
 if (Sel = "000") then Y<= A+B; --Addition
 elsif(Sel = "001") then Y<= A-B; --Subtraction
 elsif(Sel = "010") then Y<= A AND B; --AND Operation
 elsif(Sel = "011") then Y<= A OR B;
 elsif(Sel = "100") then Y<= NOT(A);
 elsif(Sel = "101") then Y<= A NAND B;
 elsif(Sel = "110") then Y<= A NOR B;
 else Y<= A XOR B;
 end if;
end process;
end;
```

Activity 2: Simulate the ALU

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
entity TestALU is
end TestALU;
architecture arc TestALU of TestALU is
component ALU is
port (A, B: in std logic vector(3 downto 0);
Sel: in std_logic_vector(2 downto 0);
Y : out std_logic_vector(3 downto 0));
end component;
signal a, b, y : std logic vector(3 downto 0);
signal sel: std logic vector(2 downto 0);
ALUO: ALU port map (a, b, sel, y); --ALU instantiation
process
begin
a<= "0101"; b<= "0101"; sel<="000"; wait for 100 ns;
a<= "1101"; b<= "0011"; sel<="001"; wait for 100 ns;
a<= "0111"; b<= "0101"; sel<="010"; wait for 100 ns;
a<= "0101"; b<= "0011"; sel<="011"; wait for 100 ns;
a<= "0010"; b<= "0101"; sel<="100"; wait for 100 ns;
a<= "1011"; b<= "1000"; sel<="101"; wait for 100 ns;
a<= "0111"; b<= "0101"; sel<="110"; wait for 100 ns;
a<= "0011"; b<= "0100"; sel<="111"; wait for 100 ns;
wait;
end process;
end arc TestALU;
```

Activity 3: Perform the synthesis of ALU design.

Note: Set the FPGA device before the synthesis (FPGA Family- Spartan 3E, Device-XC3S100E).

Number of Slices	
Number of LUTs	
Delay	

Exercise: Consider 8-bit ALU and synthesis it. Compare its synthesis results with the results of 4-bit ALU.