



Porting Slim Bootloader to Custom Hardware

A practical guide to adapting Intel Reference Designs using the Delta configuration methodology.




The SBL Philosophy: Linear, Predictable, Fast

Unlike legacy BIOS complexity, SBL follows a strict sequential path. It handles silicon complexity via FSP binaries, leaving a clean path for platform initialization.




Architecture Breakdown: The Four Boot Stages



The Developer's Role: Silicon vs. Platform

Focus your effort on the Platform directory. Intel handles the complex silicon initialization.

Intel Provided (Silicon)




Silicon Reference Code (SRC)
& FSP Binaries.

Read-Only / Fixed Base.

Silicon/

Developer Focus (Platform)



Mainboard Porting &
Configuration.

Your Customization Area.

Platform/

Environment Setup and Toolchain

Pre-flight Checklist



Supported Operating Systems

- Windows → Visual Studio 2015+ (x86 C/C++ Tools)
- Linux → Ubuntu 18.04 LTS (GCC Compiler)


Required Toolchain

- Python** : JetBrains Mono **Bold** : Critical for Build Scripts & Config Editor
- NASM : JetBrains Mono : Assembly Compilation
- OpenSSL : JetBrains Mono : Build-time Signing & Crypto
- iASL : JetBrains Mono : ACPI Image Generation




Navigating the Source Code Structure

90% of the porting work occurs within the Platform directory.



The Porting Workflow: From Reference to Custom



Step 1: Defining Static Settings

The BoardConfig.py file acts as the foundational definition for your platform.


```
class BoardConfig(BaseConfig):
    def __init__(self, index):
        # Image Layout
        self.VERINFO_IMAGE_ID      = 'SB_CFL'
        self.VERINFO_PROJ_MAJOR_VER = 1

        # Silicon Features
        self.ENABLE_VTD           = 1
        self.ENABLE_MEASURED_BOOT = 0 # Disable for Dev
```

Defines Image Layout

Toggle Silicon Features


Step 2: Assigning a Unique Platform ID




- SBL supports up to 32 distinct Platform IDs in a single binary.
- ID 0 is reserved for the **Base Reference**.
- The **Platform ID** triggers the loading of the specific **Delta file** at runtime.

Step 3: The Config Editor (GUI)

Replace header-file hunting with a visual interface. Save changes as a Delta (.dlt) file.



Deep Dive: What Can You Configure?




Solving the GPIO Complexity

The Old Way

```
GPIO_CFG = 0x84000100, 0x00000000, 0x00000001...
```

→ A Complex Hexadecimal (4 Dwords per pad). Error-prone.



The SBL Way

Pin:

GPIO_12


Direction:

Output

State:


High

→ Human-readable. Integrated with Intel EDS specs.



When the GUI isn't enough...

Step 4 (Optional): Advanced Customization



Board Support Libs

- Use when hardware deviates from reference.
- **Example: Custom SuperIO UART implementation.**




ACPI / ASL


- Modify DSDT tables.
- Add new .asl files for **custom hardware** features.

Step 5: Payload, Build, and Stitch

Combine your configuration with binary ingredients to create the final flashable image.



Summary & Resources



Next Steps

- Clone the GitHub Repository
- Review the “Up Extreme” Demo in source
- Join the SBL Community

Documentation: slimbootloader.github.io