


Unit - VCode Generation

Issues in the design of a code Generator, Object code forms
Code Generation Algorithm, Register Allocation and Assignment

* Issues in the design of a code Generator.



1. Input to the code Generator
2. Target program
3. memory management
4. Instruction selection
5. Register Allocation
6. choice of Evaluation order


1. Input to the code Generator:

- i) It contains the intermediate representation of the source program and the information of the symbol table.
- ii) The source program is produced by the front-end.
- iii) we assume front end produces low-level intermediate representation.

iv) Intermediate representation has the several choices:

a) postfix notation $\rightarrow ab^*$

b) syntax tree $\rightarrow a*b + a*b$



c) Three address code.

2. Target program: The target program is the output of the code generator.

a) Assembly language: It allows subprogram to be separately compiled

b) Relocatable language: It makes the process of code generation easier.

c) Absolute language: It can be placed in a fixed location in memory and can be executed immediately.

3. memory management: Local variables are stack allocation in the activation record while global variables are in static area

4. Instruction selection: i) Nature of instruction set of the target machine should be complete and uniform.

ii) The quality of the generated code can be determined by its speed and size.

Ex: Three address code is:

$a := b + c$

$d := a + e$

5. Register allocation: i) Register can be accessed faster than memory.

ii) In register allocation, we select the set of variables that will reside in register.

Ex: $D_{x,y}$

'x' is the dividend even register in even/odd

'y' is the divisor.

Even register is used to hold the remainder

odd register is used to hold the quotient.


6. Evaluation order: i) The efficiency of the target code can be effected by the order in which the computations are performed.

ii) some computation orders need fewer registers to hold results of intermediate than others.


⇒ Object Code Forms

1. Let assume that, you have a 'c' program, then you give the 'c' program to compiler and compiler will produce the output in assembly code.

2. Now, that assembly language code will give to the assembler and assembler is going to produce you some code, that is known as object code.




3. once you call the compiler, then your object code is going to present in Hard-disk. This object code contains various part



OBJECT CODE

- * Header: It is nothing but like an index, like you have a textbook, there is an index page will contain at what page number each topic present.
- * Text segment: It is nothing but the set of instruction.
- * Data segment: Data segment will contain whatever data you have used.
- * Relocation Information: Whenever you try to write a program, we generally use symbol to specify anything.
 - The original address is known as Relocatable address.



* Symbol table: It contains every symbol that you have in your program.

Ex: int a, b, c then a, b, c are the symbol.

* Debugging Information: It will help to find how a variable is keeping on changing.

⇒ Code Generation Algorithm

Code Generator: Code Generator is used to produce the target code for three-address statements. It uses registers to store the operands of the three address statement.

The algorithm takes a sequence of three-address statements as input.

• machine instructions for operations

1. Use $\text{getReg}(x=y+z)$ to select registers for x, y, and z. call these R_z , R_y and R_x

2. If 'y' is not in R_y , then issue an instruction $\text{LD } R_y, y'$, where y' is one of the memory locations for y.

3. Similarly, if z is not in R_z , issue an instruction $\text{LD } R_z, z'$, where z' is a location for z.

4. Issue the instruction $\text{ADD } R_x, R_y, R_z$

• machine Instructions for copy statements

There is an important special case: a three-address

copy statement of the form $x=y$.

2. we assume that `getreg` will always choose the same register for both x and y . If
3. If ' y ' is not already in that register R_y , then generate the machine instruction `LD R_y , y` .
4. If ' y ' was already in R_y , we do nothing.
5. It is only necessary that we adjust the register description for R_y , so that it includes ' x ' as one of the values found there.

* Generating code for Assignment statements:

Let us take $d := (a-b) + (a-c) + (a-c)$ can be translated into the following sequence of three-address code.

$$t := a - b$$

$$u := a - c$$


$$v := t + u$$

$$d := v + u$$

statement	Code Generated	Register descriptor Register empty	Address descriptor
$t := a - b$	mov a, R0 sub b, R0	R0 contains t	t in R0
$u := a - c$	mov a, R1 sub c, R1	R0 contains t R1 contains u	t in R0 u in R1
$v := t + u$	ADD R1, R0	R0 contains v R1 contains u	u in R1 v in R1
$d := v + u$	ADD R1, R0 mov R0, d	R0 contains d	d in R0 d in R0 and memory.

⇒ Register Allocation And Assignment:

1. Registers are the faster locations in the memory hierarchy.
2. But unfortunately, this resource is limited.
3. It comes under the most constrained resources of the target processor.
4. Register allocation is an NP-complete problem.
5. However, this problem can be reduced to graph coloring to achieve allocation and assignment.
6. A good register allocator computes an effective approximate solution to a hard problem.



7. The register allocator determines which value will reside in the register and which register will hold each of those values.
8. Register allocation is only within a basic block.
9. It follows top-down approach
10. Assign registers to the most heavily used variables.

Traverse the block

count uses

use count as a priority function

Assign registers to higher priority variables
first

11. Register allocation depends on:

- i) size of live range
- ii) Number of uses / definitions
- iii) frequency of execution
- iv) Number of loads
- v) cost of loads

