

National Institute of Technology, Tiruchirappalli Department of Computer Science and Engineering

Computer Architecture

£3	Daniel
Course/	manch

: B.Tech/ CSE

Course Code: CSPC51

Duration

1 Hour

Max Marks : 10

Answer All Questions


NAME:

ROLL NO:

- In a k-way set associative cache, the cache is divided into v sets, each of which consists of k lines. The lines of a set are placed in sequence one after another. The lines in set's are sequenced before the lines in set (s+1). The main memory blocks are numbered 0 onwards. The main memory block numbered | must be mapped to any one of the cache lines from.
 - a. () mod v) * k to (| mod v) * k + (k-1)
 - b. (| mod v) to (| mod v) + (k-1)
 - c. (| mod k) to (| mod k) + (v-1)
 - d. (| mod k) * v to (| mod k) * v + (v-1)

Answer

A computer system has an L1 cache, an L2 cache, and a main memory unit connected as shown below. The block size in L1 cache is 4 words. The block size in L2 cache is 16 words. The memory access times are 2 nanoseconds, 20 nanoseconds and 200 nanoseconds for L1 cache, L2 cache



Answer:

and main memory unit respectively. When there is a miss in L1 cache and a hit in L2 cache, a block is transferred from L2 cache to L1 cache. What is the time taken for this transfer?

- a. 2ns
- b. 20ns
- c. 22 ns

d.BBns

Answer:

- 3. A CPU has a cache with block size 64 bytes. The main memory has k banks, each bank being c bytes wide. Consecutive c - byte chunks are mapped on consecutive banks with wraparound. All the k banks can be accessed in parallel, but two accesses to the same bank must be serialized. A cache block access may involve multiple iterations of parallel bank accesses depending on the amount of data obtained by accessing all the k banks in parallel. Each iteration requires decoding the bank numbers to be accessed in parallel and this takes, k/2 ns The latency of one bank access is 80 ns. If c = 2 and k = 24, the latency of retrieving a cache block starting at address zero from main memory is
- b 104ms
- c. 172ns

- 4. If a processor generates a request for an invalid cache block then, it is treated as
 - a. Normal read miss, placed on the bus
 - b. Abnormal read miss, placed on the bus
 - c. Normal read hit, and the requested word is placed on the bus

d. Abnormal read hit, and the requested word is placed on the data bus

 GPU consists of a. SISD processors b. MISD processors c. MIMD processors d. 	SIMD processors
	Answer:
6. A CPU has a five-stage pipeline and runs at 1 GHz frequency. Inst first stage of the pipeline. A conditional branch instruction computes the target address and evaluates the condition in the the The processor stops fetching new instructions following a condit branch outcome is known. A program executes 10 ⁴ instructions conditional branches. If each instruction takes one cycle to complexecution time of the program is:	hird stage of the pipeline. ional branch until the out of which 20% are
and the program to	Answer:
 a. 1 Second b. 1.2 Second c. 1.4 Second d. 1.6 S A computer has a 256 Kbyte, 4-way set associative, write back da 32 Bytes. The processor sends 32 bit addresses to the cache controller directory entry contains, in addition to address tag, 2 valid bits, 1 replacement bit. 	ta cache with block size of roller. Each cache tag
The number of bits in the tag field of an address is	Answer:
 a. 11 b. 14 c. 16 d. 27 8. In X = (M + N x O)/(P x Q), how many one-address instructions are a. 10 b. 12 	e required to evaluate it?
c. 9	Answer:
d. None of these 9. The minimum time delay between the initiation of two independent called a. Latency time b. Cycle Time c. Access Time d. Rotational	
	Answer:
10. A pipeline P operating at 400 MHz has a speedup factor of 6 and op How many stages are there in the pipeline? a. 5 b. 6 c. 8 d.9	perating at 70% efficiency.
	Answer: