


Sequential Circuit: → output depends

on the past output



Synchronous
sequential circuit

two types:

Responds to the inputs
only at discrete time
intervals.

asynchronous
sequential circuit


memory
element

Immediately responds
to the input level changes


↳ latch → level triggered

↳ flip-flop → edge triggered.


SR latch : (Asynchronous SC)



SR latch Using Nand gates:



Gated SR latch :



characteristic tables:

D	$Q(t+1)$	T	$Q(t+1)$	J	K	$Q(t+1)$
0	0	0	$Q(t)$	0	0	$Q(t)$
1	1	1	$Q'(t)$	0	1	0

Data-flipflop


T-flipflop

JK flipflop

Example:


$$Q(t+1) = J Q(t)$$

$$+ K' Q(t)$$




$$D_A = x \oplus y \oplus A$$

$Q(t)$	x	y	D_A	$Q(t+1)$
0 0	0 0	0 0	0	0
0 0	1 1	1 1	1	1
0 1	0 1	0 1	1	1
0 1	1 0	1 0	0	0
1 0	0 1	0 1	1	1
1 0	1 0	1 0	0	0
1 1	0 0	0 0	0	0
1	1	1	1	1



transition-diagram

Example:




Reset

$$A(t+1) = J_A A(t) + K'_A A(t)$$


$$B(t+1) = J_B B'(t) + K'_B B(t)$$

clk

$A(t)$	$B(t)$	x	J_A, K_A	J_B, K_B	$A(t+1)$	$B(t+1)$
0	0	0	00	10	0	1
0	0	1	00	01	0	0
0	1	0	11	10	1	1
0	1	1	10	01	1	0
1	0	0	00	11	1	1
1	0	1	00	00	1	0
01	1	0	11	11	0	0
1	1	1	10	00	1	1




Example:




reset	$A(t)$	$B(t)$	x	T_A	T_B	$A(t+1)$	$B(t+1)$
	0	0	0	0	0	0	0
	0	0	1	0	1	0	1
	0	1	0	0	0	0	1
	0	1	1	1	1	1	0
	1	0	0	0	0	1	0
	1	0	1	0	1	1	1
	1	1	0	0	0	1	1
	1	1	1	1	1	0	0

Transition

diagram



— / —




$$\begin{array}{r} a \rightarrow 1000000111 \\ b \rightarrow \underline{1110000111} \\ c \rightarrow 01101110 \end{array}$$

Pattern recognizer:

$$x \rightarrow 00111001101110$$

$$o/p \rightarrow 000011000000010$$


= consecutive 1's




110111101
001000010

— / / —

now for pattern 110,



now for pattern 011,



Designing a Circuit:

Example:

Present		I/P	Next	
A	B	x	A	B
0	0	0	0	0
0	0	1	0	1
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	1	1
1	1	0	1	1
1	1	1	0	0

↓
here two JK flipflops are required
to achieve this.

Q(t)	Q t+1	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

↓
so
We implement
two JK flip flops.

B
A
x
B
A

— / —

Present I/P Neat

A	B	x	A	B	J_A	K_A	J_B	K_B
0	0	0	0	0	0	x	0	x
0	0	1	0	1	0	x	1	x
0	1	0	1	0	1	x	x	1
1	1	1	0	1	0	x	x	0
1	0	0	1	0	x	0	0	x
1	0	1	1	1	x	0	1	x
1	1	0	1	1	x	0	x	0
1	1	1	0	0	x	1	x	1

$$J_A = \sum(z) + \sum_d (4, 5, 6, 7)$$

AB		00	01	11	10	
x	0	0	1	2	x ⁶	x ⁷
	1	0	1	0	x ³	x ⁷

$= x' B$

$$K_A = \sum(z) + \sum_d (0, 1, 2, 3)$$

AB		00	01	11	10	
x	0	x ⁰	x ²	x ⁶	x ⁹	
	1	x ¹	x ³	x ⁷	x ⁰	x ⁵

$= x B$

$$J_B = \sum(1, 5) + \sum_d (2, 3, 6, 7)$$

AB		00	01	11	10	
x	0	0	x ²	x ⁶	x ⁹	
	1	1	x ³	x ⁷	x ¹	x ⁸



$= x$

$$K_B = \sum(2, 7) + \sum_1(0, 1, 4, 5)$$

x AB

	00	01	11	10
0	x 0	1 2	0 6	x 7
1	x 1	0 3	1 7	x 5

$$= A'x' + Ax \\ = A \bar{\oplus} x$$



— / —

Note :

Moore and mealy machine

Example :

solution

Present	NS			
A B C	A B C	T _A	T _B	T _C
0 0 0	0 0 1	0 0 1	0 0 1	1
0 0 1	0 1 0	0 1 1	1 1 1	1
0 1 0	0 1 1	0 0 1	1 1 1	1
0 1 1	1 0 0	1 1 1	1 1 1	1
1 0 0	1 0 1	0 0 1	1 1 1	1
1 0 1	1 1 0	0 1 1	1 1 1	1
1 1 0	1 1 1	0 0 1	1 1 1	1
1 1 1	0 0 0	1 1 1	1 1 1	1

Characteristic table of T flip flop

Q(t) Q(t+1) T

0 0 0

0 1 1

1 0 1


1 1 0

$$T_A = \Sigma(3, 7) = \overline{B}C$$

$$T_B = \Sigma(1, 3, 5, 7) = C$$

$$T_C = 1$$


Circuit diagram:



→ State Minimization:

Steps to be Followed:

Design state diagram



PS	NS	O/P
$x=0$	$x=1$	$x=0$
a	a	0 0
b	c	0 0
c	d	0 0
d	e	0 1
e	f	0 1
f	g	0 1
g	a	0 1

As you see, state g is identical to state e, so g is eliminated.
repeat

This is state reduction


Now assigning binary values to the states

	binary	g a e g	Unique Code
a	000	000	0000 1
b	001	001	0001 0
c	010	011	0010 0
d	011	010	0100 0
e	100	110	1000 0


01001

— / —

Example:



Let's take an example,



CT 2 → latches

flip flops

analysis (excitation table)

state minimization

state assignment

group of flip-flops
Function

Registers

Counters


1. Storage

2. shift


SL SR

— / —

7 bit register with gates :




shift right :



For shift left , the reverse .

11

two registers:




two operations:

move data from A to B


copy data from A to B.

$A + B \rightarrow A$


(Add A, B)



Universal Register :




Counters \rightarrow predefined seq of states



sync
use T flipflops.

ps ns D flipflops.

Async Counters:



For 4-bit Counter : (Decade Counter)

Q_3	Q_2	Q_1	Q_0
0	0	0	0

$Q_0 \rightarrow$ clock

0	0	0	1
---	---	---	---

$Q_1 \rightarrow$

0	0	1	0
---	---	---	---

For $Q_3 = 0$, normally
change to $Q_0 1 \rightarrow 0$

0	1	0	0
---	---	---	---

For $Q_3 = 0$, should not
change to $Q_0 1 \rightarrow 0$

0	1	0	1
---	---	---	---

$Q_2 \rightarrow$


0	1	1	0
---	---	---	---

normally change to $Q_1 1 \rightarrow 0$

1	0	0	0
---	---	---	---




1	0	0	1
---	---	---	---

0	0	0	0
---	---	---	---



Remember

to connect Preset.



1

$Q_8 \ Q_7 \ Q_6 \ Q_5$

$Q_4 \ Q_3 \ Q_2 \ Q_1$

BCP Counter

BCP Counter

10^1

10^0


99 - 0

0 - 9

✓
Counters

— / / —


Synchronous Counter: up Counter down Counter



For Down Counter,

instead of Q_i connect
 Q_i' to AND Gate.

For Combined,



Up Counter

— / —

Synchronous decade counter:

Ps	Ns
0 0 0 0	0 0 0 1
0 0 0 1	0 0 1 0
0 0 1 0	0 0 1 1
0 0 1 1	0 1 0 0
0 1 0 0	0 1 0 1
0 1 0 1	0 1 1 0
0 1 1 0	0 1 1 1
0 1 1 1	1 0 0 0
1 0 0 0	1 0 0 1
1 0 0 1	0 0 0 0
A B C P	A B C D

AB	CD	00	01	11	10
00	01	1	0		
01	01	0	1		
11	x x x x				
10	0 0 x x				

$$T_A, T_B, T_C, T_D$$

$$T_D = 1$$

$$T_C = \Sigma(1, 3, 5, 7)$$

$$T_C \uparrow \quad 0 \quad 0 \quad 0 \quad 1 \quad = A'D$$

$$0 \quad 1 \quad 1 \quad 1 \quad = A'D$$

$$0 \quad 0 \quad 0 \quad 1 \quad = T_B = \Sigma(1, 7)$$

$$0 \quad 0 \quad 1 \quad 1 \quad = T_A = \Sigma(7, 9)$$


$$1 \quad 1 \quad 1 \quad 1$$

$$0 \quad 0 \quad 0 \quad 1$$

$$0 \quad 0 \quad 0 \quad 1$$

Preset and clear Inputs:

preset



For preset = 0 $\Rightarrow Q_n = 1$

for clear = 0 $\Rightarrow Q_n = 0$ (because $Q'_n = 0$)

Preset and clear are overriding and asynchronous inputs. The synchronous inputs are S, R, J, K, D, T

TRI

	Preset	clear	Q_n
Q _n	0	0	not used
-	0	1	1
Q _n	1	0	0
clear	1	1	FF will perform normally

PR and clear are active low signal.