## NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING CYCLE TEST -II

Subject Code/ Name: CSPC34/ Computer Organization
Marks: 20

Date: 30/ 11/ 2022
Time: 4 - 5 PM

#### Answer all the Questions

- Perform binary FP multiplication for the numbers 1.05625 x 10<sup>2</sup> and 0.4375 by hand assuming each of the values are stored in the 16-bit half precision format. Use 1 guard, 1 round and 1 sticky bit and round to the nearest even. Show all the steps. (4)
- 2. With a neat table, show the different steps in the multiplication of 5 and 8. (3)
- 3. Discuss briefly the different steps in transforming a C program to an executable in main memory. (2)
- 4. Draw neatly the data path diagram for the MIPS store instruction. Use a pencil and ruler. (4)
- 5. Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 3 GHz and CPIs of 1, 2, 3, and 3, and P2 with a clock rate of 4 GHz and CPIs of 2, 2, 2, and 2. Given a program with a dynamic instruction count of 1.0E6 instructions divided into classes as follows: 30% class A, 30% class B, 20% class C, and 20% class D, which implementation is faster? (4)
  - 1. What is the global CPI for each implementation?
  - 2. Find the clock cycles required in both cases.
- 6. Draw the multi-clock cycle diagram for the following instruction sequence with and without the forwarding circuit. (3)

# NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING END SEMESTER EXAMINATION SUMER REDO 2023

Subject Code/ Name: CSPC34/ Computer Organization Date

Date:20 / 07/ 2023

Marks: 40

Time: 2:30 AM-4:30 PM

11:00 AM - 1:00 PM

#### Answer all the questions

1.

d	Consider the following tabl	0.
<b>∽</b> .	Consider the following table	C.

(4)

Processor	Clock rate	# of instructions	Time
A	2 GHz	20 x 10^9	7s
В	1.5 GHz	30 x 10^9	10s
C	3 GHz	90 x 10^9	9s

What is the IPC (Instructions per cycle) of each processor? Which processor has the highest performance?

b. List out the eight great ideas of computer architects.

(2)

Write short notes on the logical operations in the MIPS ISA.

(2)

2.

Using a table, calculate 9 divided by 5. You should show the contents of each register on each step. Assume both inputs are unsigned 5-bit integers. (4)

b. Calculate 3.984375 x 10<sup>-1</sup> + (3.4375 x 10<sup>-1</sup> + 1.771 x 10<sup>3</sup>) by hand, assuming each of the values are stored in the 16-bit half precision. Assume 1 guard, 1 round bit, and 1 sticky bit, and round to the nearest even. Show all the steps, and write your answer in both the 16-bit floating point format and in decimal.

(4)

3.

The Draw the data path diagram for the MIPS sw instruction. No need to draw the control unit. You could indicate with inward and out-ward arrows the signals each of the resource which is using it.

b. Consider the following sequence of instructions, and assume that it is executed on a 5- stage pipelined datapath. Draw the pipeline diagram for the execution of these instructions. Explain.

add r5, r2, r1

1w r3, 4(r5)

1 w r2, 0 (r2)

or r3, r5, r3

sw r3, 0 (r5)

(A)

a. For a direct mapped cache design with 32-bit address, the following bits of the address are used to access the cache.

(1+1+3)

Tag: bits 31-9, index: bits 8-4, offset: bits 3-0

# NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING CYCLE TEST -I

30-

Subject Code/ Name: CSPC34/ Computer Organization Date:21 / 09/ 2022 Marks: 20 Time: 11:00AM-12:00 PM Answer all the Questions 1. List out and discuss briefly the eight great ideas invented by computer architects. (3) 2. Translate the following C code to MIPS. Assume that the variables f, g, h, i, and j are assigned to registers \$s0, \$s1, \$s2, \$s3, and \$s4, respectively. Assume that the base address of the arrays A and B are in registers \$56 and \$57, respectively. Assume that the elements of the arrays A and B are 4-byte words: while (f==q) A[f] = B[f] + h3. For the register values shown above, what is the value of \$t2 for the following sequence of instructions? Assume \$t0 as holding the value 0xABCDEFAA 4. Consider two different implementations of the same instruction set architecture. The instructions can be divided into four classes according to their CPI (class A, B, C, and D). P1 with a clock rate of 3.5 GHz and CPIs of 1, 2, < last digit of your roll\_no>, and 3, and P2 with a clock rate of 3 GHz and CPIs of 1, < second largest digit of your full roll no.>, 3, and 2. Given a program with a dynamic instruction count of 1.0E6 instructions divided into classes as follows: 20% class A, 30% class B, 40% class C, and 10% class D, (4)which implementation is faster? What is the global CPI for each implementation? Find the clock cycles required in both cases. 5. What are Pseudoinstructions? Why are they used? Give two examples. (2) 6. Provide the type, assembly language instruction, and binary representation of the instruction described by the MIPS fields: op=0x43, rs=4, rt=3, constant (2)= 0x55. Explain your answer. (2)7. Distinguish between server computers and super computers. 8. What are the different kinds of branch instructions in the MIPS ISA? **(1**)

30

2

3

### NATIONAL INSTITUTE OF TECHNOLOGY, TIRUCHIRAPPALLI DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING **REDO SUMMER 2023 CYCLE TEST-2**

Date:18 / 07/ 2023 Subject Code/ Name: CSPC34/ Computer Organization Time:2:30 -3:30 PM Marks: 20

Answer all the Questions

2. Draw the datapath diagram for the lw instruction. (no need to draw the control unit. Ju	st draw			
the control signals that are needed by the resource)	(5)			
2 What is an edge triggered clocking methodology?	<del>- (2) -</del> (3)			
What are the different stages in pipelining? What do they perform at those stages?				
4. What is a control hazard? How will you handle that? Give an example.				
5/ Consider the following sequence of instructions, and assume that it is executed				
on a 5- stage pipelined datapath. Draw the pipeline diagram for the execution of these				
instructions. Explain.				
add r5, r2, r1				
lw r3,4(r5)				
lw r2,0(r2)				
or r3, r5, r3				
sw r3,0(r5)	_			
6. What is the sequence of steps during the execution of an unconditional branch instruction?				
	(2)			
05625 X101) X (0.4375) 1/2 precision (4)				
05625 X10') X (0.4375) 1/2 precision (4)				
(T)				

multiply, use 9, s, R. 16 bits