# VLSI Design Final Project Report

Name: T.Sri Vishnuvarun Rollnumber: 2022102031

1)Verilog

Results from Verilog codes are shown below:


i)Full Adder:




#### ii) Four Bit Adder/Subtractor:

-Signals	· ·Waves—																							
Time	)			sec	200	sec	300	sec 400	sec	5	90 9	sec 600	sec	700	sec 806	sec	900		1000	sec	1100	sec	1200	sec
A[3:0]	A		Θ		С		F			Α				Θ				С						
B[3:0]	3		F		2		F			3				F				2						
M																								
S[3:0]	D	)	F		E					7				1				Α						
cout																								

#### iii) Twotofour Decoder:



#### iv) AndBlock:



### v) Comparator:




#### vi) Alu:



## 2)NG SPICE


The results from Ng spice simulations are shown below

### i) Two to fourdecoder:




# The below are the results from main Alucircuit when each operation is done seperately


#### ii) Adder Block:




### iii)Subtractor



#### iii)Comparator:



### iv)Andblock:



## 3) MAGIC