

VLSI Design

Final Project Report


Name : T.Sri Vishnuvarun

Rollnumber: 2022102031


1)Verilog

Results from Verilog codes are shown below:


i)Full Adder:




ii) Four Bit Adder/Subtractor:




iii) Twotofour Decoder:




iv) AndBlock:



v) Comparator:




vi) Alu :



2)NG SPICE


The results from Ng spice simulations are shown below

i) Two to four decoder:




The below are the results from main Alucircuit when each operation is done separately


ii) Adder Block:




iii)Subtractor



iii)Comparator:



iv)Andblock:



3) MAGIC