# **LAB 03 REPORT**

# RIPPLE CARRY ADDER

## **TASK ASSIGNED**

- Construct truth tables for half adder and full adder circuits and derive their logic expressions. (Use K-maps to simplify if necessary)
- Use Xilinx Vivado software to:
  - develop source codes for both circuits in VHDL in a manner of that full adder is made of 2 half adders.
  - o develop a source code for 4 bit Triple Carry Adder using 4 full adders.
  - o run a simulation for each circuit to test their functionality.
  - o analyze RTL schematic circuit diagrams of the three circuits.


# **Half Adder**

Α	В	Sum(S)	Carry(C)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1


## **Full Adder**

Α	В	C_IN	SUM	C_OUT
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


$$COUT = A.B + B.C_IN + A.C_IN$$



## Implementation of Full adder using 2 Half adders:



# Implementation of 4 bit Ripple Carry Adder using 4 Full adders:



#### **VHDL SOURCE CODES:**

#### **HALF ADDER**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity HA is
    Port ( A : in STD_LOGIC;
        B : in STD_LOGIC;
        C : out STD_LOGIC;
        S : out STD_LOGIC);
end HA;

architecture Behavioral of HA is

begin
    S <= A XOR B;
    C <= A AND B;
end Behavioral;</pre>
```

#### **FULL ADDER**


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity FA is
    Port ( A : in STD_LOGIC;
            B : in STD_LOGIC;
            C_IN : in STD_LOGIC;
            S : out STD_LOGIC;
            C_OUT : out STD_LOGIC);
end FA;
architecture Behavioral of FA is
    COMPONENT HA PORT(
         A : IN STD LOGIC;
         B : IN STD_LOGIC;
         C : OUT STD_LOGIC;
         S : OUT STD LOGIC);
    END COMPONENT;
    SIGNAL HA0_S,HA0_C,HA1_S,HA1_C : STD_LOGIC;
begin
    HA_0 : HA PORT MAP(
         A \Rightarrow A
         B \Rightarrow B
         S \Rightarrow HA0_S
         C \Rightarrow HA0 C);
    HA_1 : HA PORT MAP(
         A \Rightarrow HA0_S
         B \Rightarrow C_{IN}
         S \Rightarrow HA1 S,
         C \Rightarrow HA1_C);
    S <= HA1_S;
    C OUT <= HA0 C OR HA1 C;
end Behavioral;
```

## 4 Bit RCA


```
library IEEE;
                                                                                    begin
use IEEE.STD_LOGIC_1164.ALL;
                                                                                         FA 0 : FA PORT MAP(
                                                                                              A \Rightarrow A0,
entity RCA_4 is
                                                                                              B \Rightarrow B0,
    Port ( A0 : in STD_LOGIC;
                                                                                              C_IN => C_IN,
           A1 : in STD_LOGIC;
                                                                                              S => S0,
            A2 : in STD_LOGIC;
           A3 : in STD LOGIC;
                                                                                              C OUT \Rightarrow FA0 C);
           B0 : in STD_LOGIC;
                                                                                         FA 1 : FA PORT MAP(
           B1 : in STD_LOGIC;
                                                                                              A \Rightarrow A1
           B2 : in STD_LOGIC;
                                                                                              B \Rightarrow B1,
           B3 : in STD_LOGIC;
                                                                                              C_IN => FA0_C,
           C_IN : in STD_LOGIC;
                                                                                              S \Rightarrow S1,
            SØ : out STD LOGIC;
                                                                                              C_OUT => FA1_C);
           S1 : out STD LOGIC;
                                                                                         FA_2 : FA PORT MAP(
            S2 : out STD_LOGIC;
            S3 : out STD_LOGIC;
                                                                                              A \Rightarrow A2
            C_OUT : out STD_LOGIC);
                                                                                              B \Rightarrow B2
end RCA 4;
                                                                                              C_IN => FA1_C,
                                                                                              S \Rightarrow S2,
architecture Behavioral of RCA_4 is
                                                                                              C OUT => FA2 C);
    COMPONENT FA PORT(
                                                                                         FA_3 : FA PORT MAP(
        A : IN STD_LOGIC;
                                                                                              A \Rightarrow A3
        B : IN STD_LOGIC;
                                                                                              B \Rightarrow B3,
        C_IN : IN STD_LOGIC;
        S : OUT STD LOGIC;
                                                                                              C IN \Rightarrow FA2 C
        C_OUT : OUT STD_LOGIC);
                                                                                              S \Rightarrow S3,
    END COMPONENT;
                                                                                              C_OUT => C_OUT);
                                                                                    end Behavioral;
    SIGNAL FA0_S,FA0_C,FA1_S,FA1_C,FA2_S,FA2_C,FA3_S,FA3_C : STD_LOGIC;
```

#### **SIMULATION TIMING DIAGRAMS:**


#### **HALF ADDER**



## **FULL ADDER**



## 4 Bit RCA



#### **TEST BENCH CODES:**

#### **HALF ADDER**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TB HA is
-- Port ( );
end TB HA;
architecture Behavioral of TB HA is
    COMPONENT HA PORT(
        A,B : IN STD_LOGIC;
        c,s : OUT STD_LOGIC);
    END COMPONENT;
    SIGNAL A,B : std logic;
    SIGNAL C,S : std_logic;
begin
    UUT: HA PORT MAP(
        A \Rightarrow A
        B \Rightarrow B
        C \Rightarrow C
        S => S);
    PROCESS
    BEGIN
        A <= '0';
        B <= '0';
        WAIT FOR 100ns;
        B<= '1';
        WAIT FOR 100ns;
        A <= '1';
        B <= '0';
        WAIT FOR 100ns:
        B <= '1';
        WAIT;
    END PROCESS:
end Behavioral;
```


## **FULL ADDER**

```
PROCESS
                                           BEGIN
library IEEE;
                                                A <= '0';
use IEEE.STD_LOGIC_1164.ALL;
                                                B <= '0';
entity TB_FA is
                                                C IN <= '0';
-- Port ();
                                                WAIT FOR 100ns;
end TB_FA;
                                                C IN <= '1';
architecture Behavioral of TB FA is
   COMPONENT FA PORT(
                                                WAIT FOR 100ns;
       A,B,C_IN : IN STD_LOGIC;
                                                B <= '1';
       C_OUT,S : OUT STD_LOGIC);
                                                C_IN <= '0';</pre>
   END COMPONENT;
                                                WAIT FOR 100ns;
                                                C IN <= '1';
   SIGNAL A,B,C IN : STD LOGIC;
                                                WAIT FOR 100ns;
   SIGNAL C_OUT, S : STD_LOGIC;
                                                A <= '1';
begin
   UUT: FA PORT MAP(
                                                B <= '0';
       A \Rightarrow A
                                                C IN <='0';
       B \Rightarrow B,
                                                WAIT FOR 100ns;
       C_IN => C_IN,
                                                C_IN <= '1';</pre>
       C OUT => C OUT,
                                                WAIT FOR 100ns;
       S \Rightarrow S;
                                                B <= '1';
                                                C IN <= '0';
                                                WAIT FOR 100ns;
                                                C_IN <= '1';</pre>
                                                WAIT;
                                           END PROCESS;
                                      end Behavioral;
```

```
PROCESS
4 Bit RCA
                                                          BEGIN
                                                               A0 <= '0';
library IEEE;
                                                               A1 <= '1';
use IEEE.STD_LOGIC_1164.ALL;
                                                               A2 <= '0';
                                                               A3 <= '1';
entity TB_RCA_4 is
                                                               B0 <= '0';
 - Port ( );
end TB_RCA_4;
                                                               B1 <= '0';
                                                               B2 <= '1';
architecture Behavioral of TB_RCA_4 is
                                                               B3 <= '0';
    COMPONENT RCA_4 PORT(
                                                               C_IN <= '0';
        A0,A1,A2,A3,B0,B1,B2,B3,C_IN : IN STD_LOGIC;
        S0,S1,S2,S3,C_OUT : OUT STD_LOGIC);
                                                               WAIT FOR 100ns;
    END COMPONENT;
                                                               B3 <= '1';
    SIGNAL A0,A1,A2,A3,B0,B1,B2,B3,C IN : STD LOGIC;
                                                               C_IN <= '1';</pre>
    SIGNAL S0,S1,S2,S3,C_OUT : STD_LOGIC;
                                                               WAIT FOR 100ns;
begin
                                                               B2 <= '0';
                                                               B3 <= '0';
UUT : RCA_4 PORT MAP(
                                                               C IN <='0';
    A0 => A0,
    A1 => A1,
    A2 \Rightarrow A2
                                                               WAIT FOR 100ns;
    A3 => A3,
                                                               A0 <= '1';
    B0 => B0,
                                                               A2 <= '1';
    B1 => B1,
                                                               B0 <= '1';
    B2 \Rightarrow B2
                                                               B1 <= '1';
    B3 => B3,
                                                               B2 <= '1';
    C_IN => C_IN,
                                                               B3 <= '1';
    SØ => SØ,
    S1 => S1,
                                                               C_IN <= '1';</pre>
    S2 => S2,
    S3 => S3,
                                                               WAIT;
    C_OUT => C_OUT);
                                                          END PROCESS;
                                                          end Behavioral;
```


#### **SCHEMATIC DIAGRAMS:**

## **HALF ADDER**



#### **FULL ADDER** 🔔 Lab3 - [C:/Users/PC-LIFE/Documents/Lab3/Lab3.xpr] - Vivado 2018.2 ø <u>File Edit Flow Iools Reports Window Layout View Help</u> Q- Quick Access Synthesis Complete 🗸 E Default Layout Flow Navigator ± + ? \_ ELABORATED DESIGN - xc7a35tcpg236-1 (active) ? \_ 🗆 🖸 Schematic x HA.vhd x Basys3Labs.xdc x TB\_HA.vhd x FA.vhd x TB\_FA.vhd x Schematic (2) x ← → ≡ ? □ □ Create Block Design ⇒ | Q | Q | \$0 | D | + | - | C | 3 Cells 5 I/O Ports 8 Nets 품 넒 Open Block Design R FA Generate Block Design > 🗎 Nets (8) > 🗎 Leaf Cells (1) SIMULATION > I HA\_0 (HA) HA 0 > **II** HA\_1 (HA) Run Simulation C\_OUT ✓ RTL ANALYSIS HA\_1 Open Elaborated Design Report Methodology Source File Properties ? \_ 🗆 🖰 X Report DRC **←** | ⇒ | **©** C\_IN Report Noise Schematic Select an object to see properties SYNTHESIS Run Synthesis Tcl Console Messages Log Reports Design Runs X ? \_ 🗆 🖸 ∨ Open Synthesized Design Constraints Status WNS TNS WHS THS TPWS Total Power Failed Routes LUT FF BRAMS URAM DSP Start Elapsed Run Strategy 1 0 0.00 ✓ ✓ synth 1 constrs\_1 synth\_design Complete! 0 5/2... 00:01:06 Vivado Synthesis Defaults (Viva Vivado Implementation Defaults Set Up Debug To Report Timing Summary Report Clock Networks Report Clock Interaction Report Methodology Type here to search O 🛱 🧧 🔒 🗸 📜

## 4 Bit RCA



## **Discussion:**

When it comes to an overflow situation in 4bit RCA, the output is 1 0000. According to our implementation Sum outputs of S0,S1,S2 & S3 indicate '0' and only the Carry bit of FA\_3 (C4 according to the notation) indicates '1'. In development board since S0,S1,S2&S3 are represented by LD0,LD1,LD2 & LD3 respectively, in an overflow situation they all will indicate OFF state and LD15 which indicates C4's state will be ON.

#### **Conclusions:**

- More complex components which are extended to have more number of inputs and to output more number of states can be built using several basic unit components.
  - o For an example:
    - half adder : the basic unit component
    - 2 half adders >>>> full adder
    - 4 full adders >>>> 4bit ripple carry adder
- The functionality of any kind of component (may be basic or complex) can be verified via a simulation done by a software.