| Course Code | Course Title | L | T | P | J | C |
|----------------------|------------------------------|---|---|---|---|---|
| ECE3002 | VLSI SYSTEM DESIGN | 3 | 0 | 2 | 0 | 4 |
| Prerequisite: | ECE2003 Digital Logic Design | | | | | |
| | | | | | | |

Course Objectives:

- To illustrate the basic concepts of modern VLSI circuit design.
- Describe the fundamental principles underlying digital design using CMOS logic and analyze the performance characteristics of these digital circuits.
- Verify that a design meets its functionality, timing constraints, both manually and through the use of computer-aided design tools.
- Develop problem-solving skills in order to be able to successfully approach a digital design project of medium to high complexity in the final semester.

Expected Course Outcome:

The Students will be able to

- Design and analyze the performance (Speed, Power) of CMOS digital integrated circuits for different design specifications.
- Identify and interpret the design towards realizing digital IC design.

| Student Le | arning Outcomes (SLO): 2,5,14 | | |
|-------------------|--|------------|----------------------|
| | | T | |
| Module:1 | MOS Transistor Theory: | 6 hours | SLO: 2 |
| I-V Charac | teristics, C-V Characteristics, Non ideal I-V effects of I | MOS Trans | istors |
| | · · · · · · · · · · · · · · · · · · · | | |
| | | | |
| Module:2 | CMOS Logic: | 4 hours | SLO: 2 |
| | 8 | | |
| Basic gate | CMOS Logic: s, Compound Gates, Transmission Gates based com | | |
| | 8 | | |
| Basic gate design | s, Compound Gates, Transmission Gates based com | binational | and sequential logic |
| Basic gate | 8 | | |

estimation: Delay estimation, Logical effort and Transistor Sizing. Power Dissipation: Static & Dynamic Power Dissipation.

| Module:4 | CMOS Fabrication and Layout: | 2 hours | SLO: 5 |
|-------------|---|------------------|----------------------|
| CMOS Pro | cess Technology N-well, P-well process, Stick | diagram for Bool | lean functions using |
| Euler Theor | em, Layout Design Rule | | |

| Module:5 | CMOS Combinational Circuit Design: | 4 hours | SLO: 5 |
|------------|---|--------------|----------------------|
| Static CMC | OS, Ratioed Logic, Cascode voltage Switch Logic, Dy | ynamic circu | its, Pass Transistor |
| Circuits | | | |

| Mod | dule:6 | 5 (| CMOS Sequential Circuit Design: | 4 hours | | SLO: 5 |
|-------|----------------|-------------------|---|-------------|-------------|--------------|
| Con | ventio | onal | CMOS Latches and Flip Flops, Pulsed Latches, Rese | ettable and | Enabled 1 | Latches and |
| | Flops | | r .r., | | | |
| 3.5 | | . c | | 4.7 | | CT O F |
| Mod | dule:7 | / ^{\$} | Sub System Design: | 4 hours | | SLO: 5 |
| _ | • | | der, Carry look ahead adder, Carry propagate Adder, | Magnitude | Compara | ator, Barrel |
| Shif | ter, Si | igne | d and unsigned multiplier. | | | |
| Mod | dule:8 | 3 (| Contemproray Issues | 2 hours | | |
| 1,100 | <i>ruici</i> c | | contemptoral issues | 2 Hours | | |
| | | 1 | | | | |
| | | | Total Lecture Hours: | 30 hours | | |
| | t Boo | | | | | |
| 1. | | | Weste, Harris, A. Banerjee, "CMOS VLSI De | | ircuits a | nd System |
| | Persp | ecti | ve", 2014, Fourth Edition, Pearson Education, Noida | , India. | | |
| Refe | erenc | e Bo | ooks: | | | |
| 1. | Jan 1 | M. | Rabaey, Anantha Chadrakasan, BorivojeNikolic, ' | _ | _ | Circuits: A |
| | | | erspective", 2014, Third Edition, Prentice Hall India, | | | 1 1 1 |
| 2. | _ | | Chauhan, Darsen Duane Lu, Vanugopalan Sriramku NavidPayvadosi, Ai Niknejad, Chenming Hu, "FinF | | | |
| | | | gn", 2015, Academic Press, Elsevier. | Liviodeiii | ig for ic | Simulation |
| | | | | | | |
| | | | luation: Continuous Assessment Test –I (CAT-I), C | | | |
| (CA | 1-11), | DIE | gital Assignments/ Quiz / Completion of MOOC, Fina | ıı Assessme | ent Test (1 | FA1). |
| Sl.N | о. | List | t of Challenging Experiemnts (Indicative): | | | SLO:14 |
| 1 | - | i. | | | | 8 hours |
| | | ii. | ` , , | ventional N | IOS | |
| | | iii. | | | | |
| | | iv. | Design and Analysis of CMOS circuits (Analysis: Power, Delay, NM, PDP) | | | |
| | | | (Design: Sizing) | | | |
| 2 | 2 | i. | | & Post Lav | out | 8 hours |
| | | | Simulation | J | | |
| | | ii. | Basic Cell layout (CMOS) | | | |
| | | iii. | ε ε | | | |
| | | iv. | <u> </u> | | | |
| 3 | } | i. | ε | | | 8 hours |
| | | ii. | 1 & | | | |
| | | iii. | , | | | |
| | | iv. | Level converters (Optional) | | | |

| 4 | i. | ALU Design using conventional CMOS | 6 hours |
|---|-----|---|----------|
| | ii. | Simple Processor Design using conventional CMOS | |
| | | Total Laboratory Hours: | 30 hours |
| | | | |
| | | | |