

doubity of Reference: -

- Spatial: fetch near by locations also when getting some data
- · Temperal: Set of instr. likely to be sufumed Soon

Cache Happing:

1) Direct Mapped:

Tag Line Word

2) Set Associative:

Tag | Set | Word

3) Fully desociative:



word = block size x word longth

line = no. of lines in cache

ins/ block size

Set = Line (no. of sets in cache)

Tag = Main mem bits - word + set/line bits

Valid bit :-

- · for each block main mam.
- · 0: initial value / data changed
- 1: when data is leaded.

Write Hit :-

- 1) Write Through :
- Both updated
- consistency
 - Latency 1

2) Write Back:

- -> Change CACHE only
- -> Dirty bit (modified)
- (in cache)
- -> while replacing sheek dirty bit & update in main man. at that time.

Adv:

- datency &
- -> write everything at once

Cache Miss:

- -> data not in cache
- -> miss penalty:/
- > Latency: fine for 1st word retrieval
- Bandwidth: netrieval of rest of the blocks.

Rod Miss: -

-) load through /early rustart:
- > DON'T Wait to load weighting
- continue once word is found & retrievel runs

in 11. Waite Mics:-

- Write no allocate:
- write directly to morn.
- valid bit = 0
- 2) Write Allocate:
- -) lead data written to
- -> easy access if same date muded again

Types of Misces:-

- 1) Compulsory miss:
- -> inital miss.
- 2) Capacity miss:
- → not enough space to store
- 3) Conflict Miss: *

 I discorded block needs to be notrieved again

Replacement Algos:

- 1) Random 3) FIFO
- 2) LRU (least freq. weed)
- 4) (oherence miss:
- -) due to flushing to maintain coherence.

Optimisations:

- 1 1 block size
- e) 1 cache size
- 3) Tassociativity
- 4) Multilevel cache
- 5) Read pariority > write
- 6) Avoid address translation when induring cache.
- 1,2,3: finius rati
- 4.5: I miss penalty

vishwa

6: 4 Hit time

Size 1 speed 2 capacity & 1 Cost 1 Access time 1
DATE
Performance Analysis:
Avg. Mem. Access Time = Hit + Miss rate x miss Penalty
(AMAT)
access + recieve +
request "
request timet Block Size + access time
bus' size
ruieve
CPU Faxecution Time:
= IC x order Cycle time x Overall CPI
Overall CPI = Base CPI + CPU stall + Mem Stall by taken 0
Mem stall = % mem access x % miss rate x miss penalty
for unified cache: (1+ % mem acces) x ! nuiss rate x mem stall = nuics penalty
for not unified cache:
mem Stall = % access x % d-cache miss x penalty + % i-cache miss x penalty
for sep. mem access %:-
mem stall = % access x % load x %d cache wiss x penalty
+ 1/2 access x 1/2 store x. 1/2 d-cache x penalty
brite, x agazon 1-i-cache miss x read penalty
DEC .