

## PES University, Bangalore

(EstablishedunderKarnatakaActNo.16of2013)

## B.Tech., 4<sup>th</sup>Semester, March 2022

# UE20CS252: Microprocessor and Computer Architecture

Assignment -1

Last Date of Submission: 18th March 2022.

**NAME: VISHWAS M** 


SRN: PES2UG20CS390

SEC: F

DATE: 18/03/2022

SI#	Question
1	Write a program in ARM7TDMI-ISA to search for an element in an array.
1	Display appropriate messages on the standard output device.
	For Successful search display as "Successful Search" and if the search is unsuccessful, display
	as "Unsuccessful Search".
	Use Binary search Technique.
	ose Billary scareir recillique.
	PROGRAM:
	SUCCESSFUL SEARCH:
	//SEARCHING FOR NUMBER 7 IN THE GIVEN SORTED ARRAY
	.DATA
	A: .WORD 1,2,3,4,5,6,7
	B: .asciz "UNSUCCESSFUL SEARCH"
	C: .asciz "SUCCESSFUL SEARCH"
	.TEXT
	LDR R6,=A
	MOV R1,#7
	MOV R4,#1
	MOV R12,#4
	LDR R2,[R6]
	LDR R3,[R6,#24]
	L1:ADD R5,R1,R4
	MOV R5,R5,LSR#1
	MUL R11,R12,R5
	SUB R11,R11,#4
	LDR R10,[R6,R11]
	CMP R10,#7
	BEQ L5
	CMP R10,#7
	BGT L2
	CMP R10,#7
	BLT L3

```
L2:SUB R1,R5,#1
 CMP R4,R1
 BLE L1
 B L4
L3:ADD R4,R5,#1
 CMP R4,R1
 BLE L1
 B L4
L4:LDR R7,=B
strprints: LDRB R0, [R7], #1
     CMP R0, #0
     SWINE 0x00
     BNE strprints
     SWI 0x11
L5:LDR R9,=C
strprint: LDRB R0, [R9], #1
     CMP R0, #0
     SWINE 0x00
     BNE strprint
     SWI 0x11
```



#### **UNSUCCESSFUL SEARCH:**

### //SEARCHING FOR NUMBER 9 IN THE GIVEN SORTED ARRAY

.DATA

A: .WORD 1,2,3,4,5,6,7

B: .asciz "UNSUCCESSFUL SEARCH"

C: .asciz "SUCCESSFUL SEARCH"

.TEXT

LDR R6,=A

MOV R1,#7

MOV R4,#1

MOV R12,#4

LDR R2,[R6]


LDR R3,[R6,#24]

L1:ADD R5,R1,R4


MOV R5,R5,LSR#1

MUL R11,R12,R5


```
SUB R11,R11,#4
 LDR R10,[R6,R11]
 CMP R10,#9
 BEQ L5
 CMP R10,#9
 BGT L2
 CMP R10,#9
 BLT L3
L2:SUB R1,R5,#1
 CMP R4,R1
 BLE L1
 B L4
L3:ADD R4,R5,#1
 CMP R4,R1
 BLE L1
 B L4
L4:LDR R7,=B
strprints: LDRB R0, [R7], #1
     CMP R0, #0
     SWINE 0x00
     BNE strprints
     SWI 0x11
L5:LDR R9,=C
strprint: LDRB R0, [R9], #1
     CMP R0, #0
     SWINE 0x00
     BNE strprint
     SWI 0x11
```



```
ADD R1, R1,#1
      CMP R3, #0
      BNE L1
   B L4
L2:LDRB R3, [R1]
 LDRB R4, [R2]
 CMP R3,R4
 ADDEQ R7,R7,#1
 CMP R7,#6
 BEQ L3
 CMP R3,#0
 BEQ L4
 CMP R3,R4
 ADD R1, R1,#1
 ADD R2, R2,#1
 BEQ L2
 CMP R4,#0
 BEQ L3
 LDR R2, =B
 ADD R1, R1,#1
 ADD R2, R2,#1
 B L1
L3:LDR R7,=D
strprints: LDRB R0, [R7],#1
     CMP R0, #0
     SWINE 0x00
     BNE strprints
     SWI 0x11
L4:LDR R9,=C
strprint: LDRB R0, [R9], #1
     CMP R0, #0
     SWINE 0x00
     BNE strprint
     SWI 0x11
```



```
B L4
L2:LDRB R3, [R1]
 LDRB R4, [R2]
 CMP R3,R4
 ADDEQ R7,R7,#1
 CMP R7,#6
 BEQ L3
 CMP R3,#0
 BEQ L4
 CMP R3,R4
 ADD R1, R1,#1
 ADD R2, R2,#1
 BEQ L2
 CMP R4,#0
 BEQ L3
 LDR R2, =B
 ADD R1, R1,#1
 ADD R2, R2,#1
 B L1
L3:LDR R7,=D
strprints: LDRB R0, [R7],#1
     CMP R0, #0
     SWINE 0x00
     BNE strprints
     SWI 0x11
L4:LDR R9,=C
strprint: LDRB R0, [R9], #1
     CMP R0, #0
     SWINE 0x00
     BNE strprint
     SWI 0x11
```



Consider the following sequence of instructions in MIPS architecture.

LDR R1, [R2,#40]

ADD R2, R3, R3


ADD R1, R1, R2

a. Find all dependencies in this instruction sequence.


STR R1, [R2,#20]

100	Page
3a)	The data dependencies are:
	a) is gia-war
	b) iz Eji3 -> RAW
	c) i2 4 i4 -> WAW
(moothules)	d) 13 4 14 -> WAR (R2)
J.	e) 11 413 -> RAW
	() 13 414 → RAW (R1)
- panhi	I will read on the ton of how sender buy s

b. Find all hazards in this instruction sequence for a five stage pipeline with and without data forwarding.



c. Find whether NOPs are required to be introduced inspite of data forwarding in this instruction sequence.



4 Consider the following sequence of instructions in MIPS architecture.

LDR R1, [R6,#40]

BEQ R2, R3, LABEL2 ; BRANCH TAKEN


ADD R1, R6, R4

LABEL2:BEQ R1,R2, LABEL1 ; BRANCH NOT TAKEN

STR R2,[R4, #20]

AND R1, R1, R4

a. Draw the pipeline execution diagram for this code, assuming there are no delay slots and that branches execute in the EX stage.



diagra	rat the exercise mentioned in a am for this code, assuming that E INSTRUCTION" in the delay slo	delay slots are used by wr	
41	b) By putting safe Ins This IF ID E MA NB		
		JOE MA WB	No safe instruction so NoP is used. CHowever flushed because blanch is taken)
	Inst 5	NOP * JF JOE	MA WB as branch in not taken)
	Inst (	[IF]	D E MAM, 5 0