

COEP TECHNOLOGICAL UNIVERSITY, PUNE

Wellesly Road, Shivajinagar, Pune - 411 005

DLO-lab 3

Aim to study and verify a full adder using basic logic gates and design and verify a full adder using 10.7483.

S= X | Y | Z + X | Z | Y + X Y Z + X Y Z

Carry out (Cout) = XY+YZ+XZ

Theory: According to functions of a full covery adder a Cin (carry in) with two inputs X and Y with generate a Sum bit and carry out bit

Truth table

	,	1 1 mg - 25 g			
~	Y	Cin	S	C-out	
		0 01	\wedge		
0	0	0			
0	0	1		\bigcirc	
0		(5)	1	N	
0		U			
0	1		U		
			1	0	
	0				
	\bigcirc	1	0		
				1	
	1				




COEP TECHNOLOGICAL UNIVERSITY, PUN Shivaiinagar, Pune - 411 005

Fro	m here	$S = X^{1}$	y'z + Y+ YZ	x'yz' ,+ × <u>z</u>	+ XYZ + XYZ
ln	theory				
		C = X	+ XY	$+ Z \cdot (x)$	⊕ y)
as	in thec) My.	nd C #	A C'Y	n (1) and (1) are
Trut	n tabl = x ' y 'z -	+ X'YZ	+ X Y Z	t x y 'z	Cout = XY + YZ+)
X 6 0 0 1 1	Y 0 0 1 0 0	Z 0 1 0 1 0 1		Cout 0 0 1 0 1	



COEP TECHNOLOGICAL UNIVERSITY, PUNE


Wellesly Road, Shivajinagar, Pune - 411 005





COEP TECHNOLOGICAL UNIVERSITY, PUN


Wellesly Road, Shivajinagar, Pune - 411 005





COEP TECHNOLOGICAL UNIVERSITY, PUNE

Wellesly Road, Shivajinagar, Pune - 411 005





COEP TECHNOLOGICAL UNIVERSITY, PU

Wellesly Road, Shivajinagar, Pune - 411 005

Conclusion - Truth table of hat Full adds dissippled warned 10 7483-along with warned be gates: wentied and both circuits made Full add