



DLD - Lab 3

Aim. To study and verify a full adder using basic logic gates and design and verify a full adder using IC 7483.

$$S = X'Y'Z + X'Z'Y + XYZ + XY'Z'$$

$$\text{Carry out (Cout)} = XY + YZ + XZ$$

Theory: According to functions of a full carry adder a C_{in} (Carry in) with two inputs X and Y with^u generate a sum bit and carry out bit

Truth table

X	Y	C in	S	C-out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



From here

$$S = x'y'z + x'yz' + xyz + xy'z'$$
$$C = xy + yz + xz$$

In theory :

$$S = (x \oplus y \oplus z)$$

$$C = x + xy + z \cdot (x \oplus y)$$

To prove S and C are \otimes in ① and ② are as in theory.

Truth table

$$S = x'y'z + x'yz' + xyz + xy'z'$$
$$Cout = xy + yz + xz$$






x	y	z	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



COEP TECHNOLOGICAL UNIVERSITY, PUNE


Wellesly Road, Shivajinagar, Pune - 411 005

Circuit diagram





Carry



Theory

$$S = X \oplus Y \oplus Z$$

$$C = XY + Z(X \oplus Y)$$


X	Y	Z	S	Count
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1




COEP TECHNOLOGICAL UNIVERSITY, PUNE

Wellesly Road, Shivajinagar, Pune - 411 005

Circuit diagram




Carry



IC-7483

B_3	Count	C_{in}	GND	B_0	A_0	S_0
16	15	14	13	12	11	10
9	8	7	6	5	4	3
2	1	0				

A_3 S_2 A_2 B_2 V_{cc} S_1 B_1 A_1





COEP TECHNOLOGICAL UNIVERSITY, PUNE

Wellesly Road, Shivajinagar, Pune - 411 005

Conclusion - Truth table of ~~that~~ Full adder verified and both circuits made Full adder designed using IC 7483 along with using both gates.

~~10/11/20~~