

Lab 1

$$2^3 \text{ comp}(26) = 11011010$$

$$A \ 87 = 00110111$$

$$\boxed{100010001}$$

Complement C; C = 0

$$Data + Borrow = 26H$$

Flags  $S=0, Z=0, AC=1, P=1, C=0$

11. SBB R (Subtract register from A with borrow)

The content of register and carry status are subtracted from accumulator. After subtraction, result is stored in accumulator.

$$M/C=1$$

Status: 4

Flags: All

Length: 1 byte.

Eg: SBB B

12. SBB M (Subtract memory from A with borrow)

The content of memory location addressed by HL pair & carry status are subtracted from content of A. Result is stored in A.

$$M/C=2 (F, MR)$$

Status: 7

Flags: All

Length: 1 byte.

Eg: SBB M

13. DAD R<sub>p</sub> (Add register pair to 16L pair)

The contents of register pair R<sub>p</sub> are added to the contents of 16L pair. A result is placed in 16L pair. Only carry flag is affected.


$$M/C=3 (F, BusIdle, BusIdle)$$

Status: 10

Flags: carry only

Length: 1 byte.

eg: OAD H



Bus idle machine cycle is executed when extra time needed for an external operation.

#### 14. INR R. (Increment Register Content)

The content of register R is incremented by one. All flags except carry is modified.

ms/c = 1

Status: 4.

Length: 1 byte.

Flags: All except carry

eg: INR D 

FF
----

 $\rightarrow$ 

00
----

 carry not affected.

#### 15. INR M (Increment memory content)

The content of memory locations addressed by HL pair is incremented by 1


ms/c = 3 (F, MR, 1W)

Status: 10

Flags: All except carry

Length: 1 byte.

eg: INR M



#### 16. DCR R. (Decrement Register Content)

The content of register R is decremented by 1


ms/c = 1

Status: 4

Flags: All except carry

Length: 1 byte.

eg. DCR B



17. DCR m (Decrement memory content)

The content of memory location addressed by HL pair is decremented by 1


m/c : 3 (F, MR, MW)

Status : 10

Length : 1 byte

Flags : All except carry

eg. DCR m



18. INX R<sub>p</sub> (Increment register pair)

The content of register pair R<sub>p</sub> is incremented by 1  
no flag is affected


m/c : 1

Status : 6

Flags : none

Length : 1 byte

eg : INX H



19. DEX R<sub>p</sub> (Decrement register pair)

The content of register pair R<sub>p</sub> is decremented by 1

m/c : 1

Status : 6

Flags : none

Length : 1 byte

eg : DEX D



## 20. DAA (Decimal Adjust Accumulator)

Instruction DAA is used in the program after ADD, ADDI, ADC etc. After the execution of these instructions result is in hexadecimal and placed in accumulator. DAA operates on result and final result is decimal form.

Instruction DAA works as follows.

- i) If the value of the low order 4 bits ( $D_3-D_0$ ) in accumulator is greater than 9, or if AC flag is set, the instruction adds 6 to the low order 4 bits.
- ii) If the value of the high order 4 bits ( $D_7-D_4$ ) in the accumulator is greater than 9, or if carry flag set then the instruction adds 60 to high order 4 bits.

$$\begin{array}{r} 39 + 12 \\ BCB \quad BCB \end{array}$$

$$\begin{array}{r} 0011\ 1001 \\ 0001\ 0010 \\ \hline 0100\ 1011 \\ 0000\ 0110 \\ \hline 0101\ 0001 \end{array}$$

51 decimal

m/c = 1

Stages : 4

Flags : All

Length : 1 byte

### III Logic And Bit Manipulation Instructions

#### 1. ANA R. (AND register with A)

The content of register R is ANDed with content of A, and

result is placed in A.

$$[A] \leftarrow [A] \wedge [R]$$

m/c cycle: 1

Status: 4.

Flags: All. AC set to 1 & Carry to 0.

Length: 1 byte.

$$A = 54 \quad 0101 \quad 0100$$

$$R = 82 \quad 1000 \quad 0010$$

$$\hline 0000 \quad 0000$$

Flags: S=0, Z=1, P=1, AC=1, C=0

$$[A] = 0014$$

Eg: ANA D

#### 2. ANA M. (AND memory with A)

The contents of memory location addressed by HL pointer is ANDed with accumulator and the result is placed in accumulator.

m/c = 2 (F, MR)

$$[A] \leftarrow [A] \wedge [HL]$$

Status: 7

Flags: All except AC=1, C=0

Length: 1 byte.

#### 3. ANI 8-bit data (AND immediate data with accumulator)

The 8-bit data is ANDed with contents of accumulator and result is placed in A.

$$[A] \leftarrow [A] \wedge \text{data}$$

m/c = 2 (F, MR)

Status: 7

Flags: All AC=1, C=0

Length: 2 bytes.

Eg: ANI 9FH

4. ORA R (OR register with accumulator)

The content of register R is ORed with the content of A. Result is placed in A.

$$[A] \leftarrow [A] \vee [R]$$

opcode: 1

Status: 4

Flags: All CA AC = 0

Length: 1 byte

A = 03

C = 81

0000 0011

1000 0001

1000 0011

S = 1 Z = 0 P = 0 C = 0 AC = 0

[A] = 83H

Eg. ORA C.

5. ORA M (OR memory with A)

The content of memory location addressed by HL pair is ORed with content of A

$$[A] \leftarrow [A] \vee ([HL])$$

opcode: 2

Status: 7

Flags: All CA AC = 0

Length: 1 byte

6. ORI 8 bit data (OR immediate data with A)

The content of 8 bit data is ORed with the content of accumulator

$$[A] \leftarrow [A] \vee \text{data}$$

opcode: 2

Status: 7

Flags: All, CA AC = 0

Length: 2 bytes

Eg. ORI 07H

7. XRA R (Exclusive OR register with accumulator) <sup>(32)</sup>

The content of register R is exclusive ORed with content of A. Result is placed in accumulator.

$$[A] \leftarrow [A] \vee [R]$$

m/c : 1

Status : 4

Flags : All Z & AC = 0

Length : 1 byte.

A = 77

R = 56

0111 0111

0101 0110

0010 0001 21H

eg. XRA D

8. XRA m (Exclusive OR memory with A)

The content of memory location addressed by HL pointer is exclusive ORed with accumulator. The result is placed in accumulator.

$$[A] \leftarrow [A] \vee [HL]$$

m/c : 2

Status : 7

Flags : All Z & AC = 0

Length : 1 byte.

9. XRI 8-bit data (Exclusive OR immediate data with accumulator)

The 8-bit immediate data is XORed with content of accumulator. The result is placed in accumulator.

$$[A] \leftarrow [A] \vee \text{data}$$

m/c : 2

Status : 7

Flags : All Z & AC = 0

Length : 2 bytes.

eg. XRI A2H.

10. **cmp R** (compare register with accumulator)

The content of register R is subtracted from content of accumulator and status flags are set according to the result. But result is discarded.

i) IF  $[A] < [R]$  , carry flag is set.

zero flag is reset.

ii) IF  $[A] > [R]$  , carry & zero flags are reset.

iii) IF  $[A] = [R]$  zero flag is set, carry flag is reset.

m/c : 1

Status : 4

Flags : All

Length : 1 byte.

eg: **cmp B**

A	57	
B	62	

so  $57 - 62$ .

$$\begin{array}{r} 0110\ 0010 \\ 1001\ 1101 \\ \hline 1001\ 1110 \end{array}$$

$$2's\ comp(62) = 1001\ 1110$$

$$- 57 = 0101\ 0111$$

$$\hline 01\ 1111\ 0101$$

Complement carry  $C = 1$ .

so  $S = 1$   $Z = 0$   $AC = 1$   $P = 1$ ,  $C = 1$

11. **cmp m** (compare memory with A)

The content of memory location, addressed by 16 bits pointer, is subtracted from content of accumulator. Flags are set according to the result and result is discarded.

$$[A] - [16r]$$

m/c : 2 (R, mR)

Status : 7

Flags : All.



length: 1 byte

eg: cmp m.

i)  $[R] < [M]$   $C=1, Z=0$

ii)  $[R] < [M]$   $C=0, Z=0$

iii)  $[R] = [M]$   $Z=1, C=0$

12. CPI 8 bit data (compare immediate data with A)

The 8 bit data is subtracted from A and flags are modified according to the result. content of A remains unchanged. The result is discarded.

$[R]$  - data

m/c: 2

status: 7

Flags: All

length: 2 bytes

eg CPI 98H

$[A] = 49$

2's comp (58) 1010 1000

0100 1001

0 1111 0001  
Complement carry  $C=1$

$S=1, Z=0, AC=1, P=0, C=1$

0101 1000  
1010 0111  
1  
10101000  
A8

13. CMA (Complement Accumulator)

The content of accumulator is complemented

$[R] \leftarrow \bar{A}$ . no flags are affected

m/c: 1

status: 4

Flags: None

length: 1 byte.

A  $\xrightarrow{\text{CMA}}$  A  
89  $\rightarrow$  76

9000 1001 (89)  
Compl - 0111 0110 (76)

14. CMC (Complement Carry)

Carry flag will be complemented after the execution of CMC instructions.

m/c : 1  
 status : 4  
 flags : only carry  
 length : 1 byte

### 15. STC (set carry)


The carry flag is set to 1.

m/c : 1  
 status : 4  
 flags : carry only  
 length : 1 byte

### 16. RLC (rotate accumulator left without carry)

The content of accumulator is rotated left by 1 bit and left most bit of accumulator is rotated to carry. only carry flag is affected

m/c : 1  
 status : 4  
 flags : carry only  
 length : 1 byte



The leftmost-bit of A is placed in carry, as well as in right-most bit position D<sub>0</sub>.

# 17. RRC (Rotate accumulator without carry)


The content of accumulator is rotated right by 1 bit. and right most bit of accumulator is rotated to carry.

note: 1


Stages: 4

Flags: carry only.

Eg. Before RRC.



After RRC.



i.e. Right most bit of accumulator is placed in carry as well as left most bit.

# 18. RAR (Rotate accumulator right through carry)

The content of accumulator along with carry flag is rotated right by 1 bit. Here carry is moved to MSB (D7) position and LSB (D0) moved to carry.


note: 1

Stages: 4


Flags: carry only

length: 1 byte.

Eg. Before RAR



After RAR.



(37)

19. RAL (Rotate Accumulator left through carry)

The content of accumulator along with carry is rotated left by 1 bit. Here carry is moved to LSB and MSB is moved to carry.

m/c: 1

status: 4

Flags: carry only

length: 1 byte

Before RAL:

