The onlemal architecture of sost consist of.

#### & DLV.

- .- Learning and control unt
- · Instanchion Register a decoder
- · Register sel-
- · Investupt control.
- · Senal I/o Contw/

### BLU (Alithmetre & Logie unit)

performs outhmetre and logical operations Inchelis:

accomposery segister as ith metre & logie ailents 5 flags.

# Timing and control imil-

13 a section of Cpn. It servates terminy and control.

Signals which are necessary box the energies of instanctions.

It synchronizes all micro processor operations with the Clock. It provides status control omed terming signals which one seguised box the operation of memory omed 210 devices. It controls the entire operations of the mp oned peripherals connected to it.

# Instanction register end secoler

-> when one instantion is tebelied thom memory it is loaded in the instantion segister (IR)

-7 last kulton dewelve develos the 1918 1 knehron and coedes unto vourors madrine Cycle

Register sel-

Intel 8085 up has the following Registers

- 4) 8 bit accumulator (4)
- ii) son 8 bit general purpose Registress (18, e, 0, 15, 14, 2)
- 171) 16 bit stock pointer (SP)
- IV) 16 bit physlem counter
  - V) Instanction ligister (IR)
  - W) demporary ligister (waz)

MD Adeluss / Dala buffer (MAR, MOR)

VIII) Flag Register (5 thip blops)

#### Accumulator

is one of the operands of one outhmetic or lugueal operation. Final risult of one operation is placed to accumulator legister.

General prepose Registers

» continins 6 86it general propose Registers. They are B. C;D, E, H, 2. To hold 16 bit dala or oddress, a. combination of 2 86it signifiers cam be used. The combination of 2 86it signifiers is called register pair valid signifier pairs are B-E, D-E, QH-2.

General purpose signifiers & accumilator are accessible.

Lo the physiammer.

### stack pointer (SP)

It is a 16 bit special timehion Register.
The Stack is a sequence of memory locations set aside by a programmer. Any portron of the memory con be used as.
Stack. Stalk works as LIFO Principle.

Stock. Pointer Register (8 p) holds the orders 5 0 8 top 0 5

program counter (pc)

16 bit special time know register. It is used to hold
the memory address of react instruction to be
consented so it well keep thath or plughem execution
Instruction Register (IR)

The constantion register holds the opcode (operation ende the constantion, which is being decoded and ensured. It tollows FIFO principle.

These are 8 bit registers associated with Arvit holes data always on authoretic/ware operation. It is not accessible to the physicamomer.

Doldless Buffer (memory Adeluss Register MAR)

It holds the adelusses Received trom DC

Weel for tempolery storage of address.

Dalabuffer (memory Data Register MDR)

A legister which stores data bemporantly before.

Flag Register of 8085-

8085 rup contenns & thip thops to serve as status thegs. The thip thops one sel-or resel according to the conditions which ourse olivery another logic. operations.

X - undefined bit

# covery slag (c)

After the enecution of an authoritie instanction,

If a early is produced, carry \$log is set to 1. carry

that toolds the carry ofit ob most significant but (or)

Resulting from enention of on authoritie operation

pauty flag (P)

The posity status flag is sel-to 1, 18 the sesult of om outhine belogical operation contonins EVEN number of 1's.

ez palabyte 0000 004 hers ever party.

## punitionly Carry Flag (Be)

Is one exist metric operation, when a carry is generaled by choit D3 omed personal on to choit D4 then the aunitory carry there is sel-countries of bits stored brom o, amel hence bit no 8 23 actually 4th bit thom (500)

Zero there (2)

The zero tleg is selt to 1, it the sisult of om authmetic / logic operation is zero.

sign Flag (S)

The sign fleg is sel- to 1, 16 the sesult of on openthombie of logic operation is negative; 16 the sesult is positive sign flag will be zero. The sign flag has its symptrance.

only when someel outtimetre 13 performed to the number is negative, sign bit (on) will be 1 psio (program status word)

Rive flay bets endicates 5 status flags and 3 bits are emdetined. The combination of these 8 bits wo Called PSW.

box storete pointer.

Senal Ilo control

It is used for controlling senal data terms mission buterupt control

Et 13 used too Romelling entempts, 1207R, 7RAP, R8785, R876-5, R875-5 one entempt lines.

bocumenter-occuementer oddiess lately

It is used to make the address nearl-sequised on the.

System bus overlable to it omed to inserement/declement
addresses on segister contents as sequised.