
#### MICROPROCESSORS Modules module I

oefinihos

is a multipurpose, Prugha mmable, chick chiven, signific based cluttomic device that heads bisonly instanctions from a Stolege device called memory, allepts binary data as espect and processes data according to those instructions, omel. provides results as onl-pul-

-> A typical Programmable mouhine com be represented weath 4 components: processor, memory corput omel ont put -



The physical components - hardware

set of instanctions waither for mecoplousion to perform a look -


phogram gloup of programs - 8 oftware


- The muceopholisson applications are classifical unto 2 catigories.

- \* Reprogrammable systems -> microprocessor. L's used for computing le datploussing
- · embredded systems -> miscopholesson is a poet of

leg. gr missology final phoduct omal is not available for Replogramming to the end user (eg: Photostat machine) miceo wen e)

- . The mucropeocessons used in these systems are cutigorized as:
- \* miceo controlles on one chip
- \* general-purpose microprocessors with discrete components
- · micro plucisson aperatus un bits (binney digit) Replus entre un terms of voltages un the morehine
- gloups of bits -> words and muse processons one classificel according to the word length





Computer with milloplocissof as con

- a microcompuler.
- · oniclophocisson and microphocisson int (mpi) are used
- · orspri l'onphies a complete papocissing want with the necessary control organis.

machine Lemphage

is a binney language, a set et constanelmons disigned to the mouhine.

Computer undustants machine Longrage.

- co. 0011 1100 esseument 8 The accumulator by 1)
- Instanchion

The museophousson disign engineer. Selects combinations of bit patties and gives a sperific memory, to couch.

combination by noing cleutonic logie counts, is called on unstanding

- · roade up of one word or several words
- psembly Longuage. Language for convenience and estor
  - Symbolie cocle is assigned bux each construction collect namemonre bur cousy inclusional ability them hinderinal makers.
  - The complete select soss monemonnes is called.

    The assembly beingnage, and a program waither is

    these monemonres is called assembly language program
- 1000 0000 (80H) -> ADD B
- · Assembler us a longrage translator which converts orssembly longrage to machine language.
- . Assenbly longrage is called as 2GL (2nd generalizand language)
- · Low lewel Comprages > machine lenguage and eissenbly

Hegh-Level Comprages

2> noachine independed Conynères called Ciga Cevel. Longrages.

G. BASIC, PASCAL, C, C++, Vono.

- · 3 GL (Third geneation language)
- · compiler on Enterphelier converts high level Comprage to maehine Comprage.

## microparcuson prehitecture.

The process of data osomipulations and commications.

voa Set of constantamens is determined by the logic design


of the miceopholesson, called the archibecture

#### The 8085 miles phocesson.

The 8085 A (Commonly as 8085), is an 8 but general.
Purpose muceo processor capable of addlessing 64 h of memory.

- · hous 40 pcms
- · Regnises 45 v 8 voyle power supply.
- · operation with 3 m Hz single phase clock.
- · 8085A-2 VELSIOD com operatie at the monimo flequency
  - . Phdelesson of 8085 -> 8080 A

The logue Pinont of 8085



All the signals can be elassifical unto 6 glorges

- i) Adelless bus
- 2) oalabus
- 3) Control and status signals
- 4) powersupply and thequency signals
- 5) Enternally initiated signal
- 6) serial L/o poets.

#### 1) podokess bus

- · 16 signal hines (piens) are used as colleus bus.
- · Sphit unto 2 segments: P,5-Ag and AD,-ADO
- · P15-Ag-> consolventional. Thom mp to periphual. 4> useel for MSBS Chigher order address of

2) palabus

16 bit adeless)

AD,- Ao > dual purpose. (budilelmonal)

> called multiplened address/palabres.

4> used as lower order addless bus as well as databus

3) control and status suprouls.

- · 2 control signals (Ro, wir) clentify the nature of · 3 Status signals (20/m, s,, so)
- · 125 & to vochvatri the beginning of the operal non 5 polles lately enable

4) is a + re going pulse generalised every time. the 8085 begins an operation (machine cycle) > undicates the bits on AD, AD one aduss bits

4> used to lauch the low order orderess trans the. multiplened bus omed generalti a separatre selof 8 addless lines

Rox (Read) active tow)
20 condicatins that the school zelo or memory device.
Es to be read and desta are available on the
clata bus.

ton (write > active low)

Los coolicatus that the data on the data tours are to be written into a selected memory or 2 lo location.

101m - used to abterentiale between the one mennony operation

> high -> 1/0 operation

-> low -> memory operation

-> combined with RD & WTR to generate 2/0 cmel memory control signals

S, and So > similar to Io/in > cano colembry vousions operations

10/m	s, so 1	operation 1	Control synals
0	1 1	opcode teich.	Ro =0
0	10	menory read	RD = 0
0	01	memory white	10R=0
1	10	I 10 Real	RD=0
1	0 1	L'ho waité	wn = 0
.1	1 1	Intercept acknowledg	INTA = 0
Z	007	Hall-	
2	x x Y	hold	RO, WR = Z and
2	xxJ	Reset	1NTA =1.
Dower s	<b>L</b>		Z=> high empedence
Ten-Stati			X> imsperfied, ("Ilista

8 status for device (logico, , and high impedance) 4> 32d state callel enable

1) when it is enabled, the device bunchions some way as obelinary lugic device.

Us when disabled anex into be al connection to state Colos connected

### power supply and clock frequery

Vee +5- v power supply

Vss: Slownel

X, X2 -> clystal (Rc, Le D/W) is connected to these points

L> the frequency is internally divided by 2. (6 m Hz/23)

L> gives the trequency to mp (8 m Hz)

Crystal thequency

CLIX (OUT) & Clock out put -> used as the system clock for other devices

# Enternally Instructed signals concluding Interrupts.

5 unlessupt signals

- · INTR ( contextupt Reguest) -> copul- to rop
- · INTA (unicoupt acknowledge -> output 5000 nop
- RESEGIN (low) -> the pe is sel to o, the buses one this tolad
- > used to Risel-other clevies
- bmA controller is requesting the use of aeleless and data buses
- . HLDA (output) -> hold acknowledge
- R875.5 Restant unicomple > that themsber the phogram

  R875.5 Cont-201 to specific memory

  locations

READY Comput) -> noseel to delay the mnexoprocessor. Read.

OR write cyclis until a slow Responsing perphiral. es searly to send on energy data when this signal goes togh low, the mp wants to an integral no. of clock cycles intil.

11 foes high

Several 1/0 polls


2 signals for implementing senal Hamannession

31D (senal input data)

30D (seval output data)

Internal block shagkam I Brehnteebnee / Himschional block. dragram of 8083-

definition es some as described under 8085 on recoprocesson.
(refer page no: 4)



8/2/