

INSTRUCTION SET OF 8085

Seby

The following notions are used in the descriptions of instructions

- R - (A, B, C, D, E, H, L)
- m - memory location
- R_s - Source Register
- R_d - Destination Register
- R_p - Register pair (BC, DE, HL)
- R_H - high order register of register pair
- R_L - low order register of register pair.
- CS - carry status
- [] - content of
- PSW - program status word.
- PC - program counter
- SP - stack pointer.

The 8085 instruction set is classified into the following 3 groups according to word size or byte size

- 1) 1 byte instruction
- 2) 2 - byte instruction
- 3) 3 - byte instruction

One byte instructions

→ Includes the opcode and operand. is the same byte.

	opcode	operand	Binary code	hex code
Eg.	MOV	C, A	0100 1111	4FH
	ADD	B	1000 0000	80H
	CMA		0010 1111	2FH

Two byte instructions

→ The first byte specifies the operation code and second byte specifies the operand.

	opcode	code	hex code
g. movl	A, 32H	0011 110	8E
		0011 0010	32.
	movl	B, F2H	
		0000 0110	06
		1111 0010	F2.

Three byte instruction

first byte specifies the opcode and the following 2 bytes specifies the 16bit address (second byte \rightarrow lower order address
third byte \rightarrow higher order address)

g. LdH	2000H	0011 1010	8A
		0101 0000	50
		0010 0000	20
	StoP	2085H	
		1100 0011	C3
		1000 0101	85
		0010 0000	20

Instruction types

1. Data transfer (copy) instruction
2. Arithmetic instruction
3. Logical & bit manipulation instruction
4. Branching instruction
5. Restart instructions
6. machine control instructions / stack, I/O instructions

I. Data Transfer / data copy instructions

1. mov Rd, Rs

Copy data from source register Rs into destination

Register Rd. Rs & Rd can be any one of the registers A, B, C, D, E, H & L.

m/c cycle : 1 (F)

7 status : 4.

Flags : No flags

Length : 1 byte.


g. : mov A, B

2. MOV R, M

(18)

The contents of memory location, whose address is in H-L pair, is moved to register R.

eg. MOV B, M



m/c cycle : 2 (F, MR)

status : 7

Flags : none

length : 1 byte.

3. MOV M, R.

The content of register R is moved to memory location addressed by H-L pair.

m/c cycle : 2 (F, MW)

status : 7

Flags : none

length : 1 byte

eg : MOV M, C.

4. MOV R, 8 bit data (move immediate data to register)

Load 8 bit data (byte) in a register.

m/c : 2 (F, MR)

status : 7

Flag : none

length : 2 byte

eg : MOV B, 08H

5. MOV M, 8 bit data (move immediate data to memory)

The data is moved to memory location whose address is in H-L pair

m/c: 3 (R, MR, MW)

Status: 10

Flag: None

Length: 2 bytes

eg: MVI M, 25H.

H	L
24	00

 Then

25

 2400

6. LXI R_p, 16 bit data. (Load register pair with immediate data)

This instruction is for register pair, only high order register is mentioned in the register instruction.

m/c: 3 (R, MR, MR)

Status: 10

Flags: None

Length: 3 bytes

eg: LXI H, 4500H.

16	2
45	00

7. LDA 16 bit address. (Load accumulator direct)

Copy the data byte into accumulator from the memory location specified by 16 bit address

m/c cycle: 4 (R, MR, MR, MR)

Status: 13

Flags: None

Length: 3 bytes

eg: LDA 4500

4500		F8
		A F8

8. STA 16 bit address. (Store accumulator direct)

The content of accumulator is stored into memory location specified in the instruction.


m/c = 4. (F, MR, MR, MW)

States : 13

Flags : none

Length : 3 bytes.

eg: STA 3000H



9. LDAX Rp (Load Accumulator Indirect)

The content of memory location, whose address is in register pair Rp is loaded into accumulator. This instruction is used only for BC DE pairs.

m/c = 2 (F, MR)


State : 7

Flags : none

Length : 1 byte.

eg. LDAX D

If the content of DE pair is 4050, then this instruction will load the content of 4050H to accumulator.



10. STAX Rp (Store Accumulator Indirect)



The content of accumulator is stored in the memory location whose address is in register pair Rp. This instruction also uses BC DE pairs.

m/c = 2 (F, MW)

State : 7

Flags : none

Length : 1 byte.



11. LHLD 16 bit address (Load HL pair direct)

The content of memory location specified in the instruction is loaded to register L. The content of next memory location is loaded into register H.

m/c: 5 (F, MR, MR, MR, MR)

Status: 16


Flags: none

Length: 8 bytes.

eg: LHLD 2500H

$L \leftarrow [2500]$

$H \leftarrow [2501]$



12. SHLD 16 bit address (Store HL pair direct)

The content of L register is stored in memory location specified in instruction and content of H is stored in next location.

m/c: 5 (F, MR, MR, MW, MW)

Status: 16


Flags: none

Length: 8 bytes.

eg: SHLD 2500

$2500 \leftarrow [L]$

$2501 \leftarrow [H]$



13. XCHG (Exchange HL pair with DE)

m/c : 1 (F)

State : 4

Flag : none

Length : 1 byte.

D	90	01	E
H	02	35	L



D	02	35	H
H	90	01	L

eg. XCHG.

14. OUT 8 bit port address

send or write data byte from accumulator to an o/p. device. The content of accumulator is moved to port specified by 8 bit address. Port address can range from 00-FF

m/c : 3 (⁴F, ³MR, ³IR)

State : 10

Flags : none.

Length : 2 bytes.

eg : OUT 01H.

15. IN 8 bit port address

Accept or read data byte from an input device. and place it to accumulator

m/c : 3 (F, MR, IR)

State : 10

Flag : none.


Length : 2 bytes

eg : IN 0AH

16. PCHL (Load PC with HL)

The contents of HL pair are transferred to program counter. The contents of register H are moved to high order 8 bits of PC. The contents of L are transferred to low order 8 bits of PC.


M/c = 1
 States = 6
 Flags: none
 Length: 1 byte



17. SPHL (Copy HL to SP)

The contents of HL pair are transferred to the SP register.

M/c = 1
 States = 6
 Flags: none
 Length: 1 byte



18. XCHL (Exchange HL with top of stack)


The contents of L register are exchanged with stack location pointed out by the contents of SP register. The contents of H-register are exchanged with next stack location (SP+1), however the contents of stack pointer register are not altered.

M/c = 5 (F, MR, MR, MW, MW)




States = 6

Flags: none

Length: 1 byte



stack.



Arithmetic Instructions.


1. ADD R. (Add Register to accumulator)

The content of register R. is added to the content of accumulator and sum is placed in the accumulator.

m/c: 1 (F)
status: 4
Flags: All
length: 1 byte.

$$\begin{array}{r} 0100 \ 0111 \\ 0101 \ 0001 \\ \hline 1001 \ 1000 \\ 9 \quad 8 \end{array}$$

eg: ADD B





2. ADD M. (Add memory to accumulator)

The content of memory location addressed by HL pair is added to the content of accumulator. The sum is placed in accumulator.


m/c: 2 (F, MR)
status: 7
Flags: All
length: 1 byte.

$$\begin{array}{r} 76 \ 0111 \ 0110 \\ A2 \ 1010 \ 0010 \\ \hline 1)0001 \ 1000 \end{array}$$

eg: ADD M



memory



Flag status: S=0, Z=0, AC=0, P=1, C=1.

3. ADC R. (Add Register with Carry Status to A)

The content of register R and carry status are added to the content of accumulator. The sum is placed in accumulator.

M/c: 1 (R)

States: 4

Flags: All

Length: 1 byte.

$A = 40$ 0100 0000
 $B = 70$ 0111 0000
 Assume CS=1 0000 0001
 0] 10110001

Eg: ADC B $S=1$ $Z=0$, $AC=0$ $P=1$ $C=0$.

4. ADC M. (Add memory with Carry Status to A)

The content of memory location addressed by HL pointer and carry status are added to the contents of A, and sum is placed in accumulator.

M/c: 2 (R, MR)

States: 7

Flags: All

Length: 1 byte.

Eg: ADC M.

5. ADI 8 bit data. (Add immediate data to accumulator)

The 8 bit data is added to the content of accumulator, result is placed in accumulator.

M/c: 2 (R, MR)

States: 7

Flags: All

Length: 2 bytes

~~4A~~ 0100 1010
~~59~~ 0101 1001

 1010 0011
 A 3

Eg: ADI 89H.

$\begin{array}{|c|} \hline A \\ \hline 4A \\ \hline \end{array} \rightarrow \begin{array}{|c|} \hline A3 \\ \hline \end{array}$

Flag $S=1$ $Z=0$, $AC=1$, $P=1$ $C=0$.

6. RCL 8 bit data. (Add immediate data with carry status to accumulator)

The 8 bit data and carry status are added to the contents of A, result is stored in A. commonly used for 16 bit addition

m/c : 2 (F, MA)

Status : 7


Flags : All

Length : 2 bytes

$$\begin{array}{r}
 A = 26 \quad 0010 \quad 0110 \\
 \text{Data} = 57 \quad 0101 \quad 0011 \\
 C8 = 1 \quad 0000 \quad 0001 \\
 \hline
 0111 \quad 1110 \quad (7E)
 \end{array}$$

eg: RCL 57H

Flags: S=0, Z=0, AC=0, P=1, C=0



8085 Subtraction

In order to perform subtraction, 8085 follows:

- 1) Find out 2's complement of subtrahend.
- 2) Add 2's complement with minuend.
- 3) Complement carry flag.

7. SUB R (Subtract register from A)

The content of register R is subtracted from the content of A and result is placed in A.


m/c : 1 (F)

Status : 4

Flags : All

Length : 1 byte

eg: SUB C



So $A - C = 37 - 40$

2's complement of 40

$$\begin{array}{r}
 1100 \quad 0000 \\
 0011 \quad 0111 \\
 \hline
 0111 \quad 0111
 \end{array}$$

Complement carry so $CS=1$.

Flags $S=1, Z=0, AC=0, P=0, C=1$.

5. SUB M (subtract memory from A)

The content of memory location addressed by HL pair is subtracted from the content of A and result is placed in A.

m/c : 2 (F, MR)

Status : 7

Flags : All

length : 1 byte

eg SUB M

7. SUB 8 bit data (subtract immediate data from A)

The immediate data (2nd byte of the instruction) is subtracted from content of A. The result is placed in A.

m/c : 2

Status : 7

Flags : All

length : 2 bytes

2's complement of 87 = 1100 1001

$A = 40 = 0100 0000$

$\begin{array}{r} 110001001 \\ 010000000 \\ \hline \end{array}$

Complement $CS = 0$.

eg : SUB 87H

Flags $S=0, Z=0, AC=0, P=1, C=1$

$$\begin{array}{|c|} \hline A \\ \hline 40 \\ \hline \end{array} - \begin{array}{|c|} \hline A \\ \hline 87H \\ \hline \end{array} = \begin{array}{|c|} \hline A \\ \hline 09 \\ \hline \end{array}$$

10. SBB 8 bit data (subtract immediate data from A with borrow)

The 8 bit data and carry status are subtracted from the content of accumulator. The result is stored in A.

m/c : 2 (F, MR)

2's com C

Status : 7

Flags : All

length : 2 bytes

eg SBB 26H