

## Instruction Cycle

The necessary steps, that a CPU carries out to fetch an instruction and necessary data from memory and to execute it, constitute an Instruction Cycle.

An Instruction Cycle consists of Fetch Cycle and Execute Cycle.

$\text{Instruction Cycle} = \text{Fetch Cycle} + \text{Execute Cycle}$ .

### Fetch Cycle

In Fetch Cycle, a CPU fetches opcode from memory. The necessary steps which are carried out to fetch an 'opcode' from memory constitute a Fetch Cycle.



The first byte of an instruction is opcode. An instruction may be more than 1 byte long. The other bytes are data & operational address. The program counter keeps track of instruction execution. In the beginning of a Fetch Cycle, content of program counter, which is the address of memory location where opcode is available, is sent to the memory. The memory places the opcode in the databus, so as to transfer it to the CPU. The entire operations of fetching an opcode takes 3 clock cycles (1 for execution).

### Execute Cycle

The necessary steps which are carried out to get data, if any from the memory and to perform the specific operation specified in an instruction, constitute an Execution Cycle.

The opcode fetched from memory goes to the data register (data/address buffer) then to instruction register IR. From IR it goes to the decoder circuitry within the  $\mu p$  which decodes the instruction. After that execution begins if the operand is in the general purpose registers, execution is immediately performed. It takes 1 clock cycle (decode + execution). If the instruction contains data or operand address which are stored in the memory, the  $\mu p$  has to perform some read operation to get the desired data. Some write cycles are also performed to send data from  $\mu p$  to memory or I/O device.

So execution cycle = Read + write or Read or write.



(31)

## machine cycle

The necessary steps carried out to perform the operation of accessing either memory or I/O device, constitute a machine cycle. In other words, necessary steps carried out to perform a fetch, a read or write operation constitute a machine cycle.


machine cycle  $\rightarrow$  one basic operation such as opcode fetch, memory read, memory write, I/O read or I/O write is performed.  
an instruction cycle consist of several machine cycles

## $\sigma$ - state / state

one subdivision of an operation, performed in one clock cycle is called a state or  $\sigma$  state. The subdivisions are synchronized with system clock.

## Instruction & data flow

a. flow of instruction word (opcode)




A computer receives instructions and data both in binary form. A group of 8 bits is called a byte. Data and instructions for computers are specified in byte form.

The 'word length' of a computer is the number of bits it handles at a time. Two kinds of words, namely instruction word (opcode) and data word are processed during an instruction cycle.

In the beginning of a fetch cycle, the content of PC is transferred to MAR. The content of MAR is transferred to memory through address bus. By sending certain control signals to the memory, the  $\mu p$  also indicates that it wants to read the content of memory. The decoder circuitry in the memory is activated and the memory understands what is to be done.

Then the memory sends opcode to the microprocessor through the data bus. The opcode first comes in MAR. The opcode is then placed in the instruction register (IR). The instruction is decoded by the instruction decoder and it is executed. Finally PC is incremented.

## b. Flow of data word.



The execution of an instruction requires the flow of data word in the most of the instructions. The flow of a data word is shown in figure. A data word is required either from memory or input device. The data word flows to the processor through data bus and is placed in the accumulator or any other general purpose register depending upon the instruction. After the execution of a program result is placed in memory or sent to an output device. When data word is written into the memory, it is also held in memory until the write operation is complete.


## Timing Diagram

The necessary steps which are carried out in a machine cycle can be represented graphically. Such a graphical representation is called timing diagram.

### Timing Diagram for opcode Fetch cycle

$T_1, T_2, T_3$  and  $T_4$  are consecutive 4 clock cycles. The microprocessor issues a low  $\overline{OE}/\overline{WE}$  to indicate that it wants to make communication with the memory. Again the microprocessor sends out high  $S_0$  and  $S_1$  signals to indicate that it is going to perform fetch operation. During the first clock cycle,  $T_1$ , the  $\mu p$  sends out address of the memory location where the opcode is available. The 16 bit memory address is sent through the address bus  $A_0$  and address/data bus  $A_0$ . The 8 MSBs of the memory address are sent over  $A_0$  bus and 8 LSBs of the memory address over  $A_0$  bus. Since the  $A_0$  bus is needed to transfer data during subsequent clock cycles, it is used in time-multiplexed mode. Therefore it has to be made available to carry data during  $T_2$  and  $T_3$ . To accomplish this the  $\mu p$  sends out  $\overline{ALE}$  (address latch enable) to latch the 8 LSBs of the memory address either in the memory or an external latch so that the complete 16 bit address may be available in the subsequent clock cycles. During  $T_2$ , the  $A_0$  bus becomes ready to carry data. In  $T_2$ , the  $\mu p$  makes  $\overline{RD}$  low. Now <sup>processor</sup> memory gets the opcode from the specified memory location and places it on the data bus. During  $T_3$  the opcode is placed in instruction register (IR). The memory is disabled

When  $\overline{RD}$  goes high during  $T_3$ . The fetch cycle is completed by  $T_3$ . The opcode is decoded in  $T_4$ .




### memory read

In memory read cycle, the  $\mu p$  reads the content of the memory location. In this cycle  $IO/\overline{M}$  goes low indicating that the address is for memory.  $S_1$  and  $S_0$  are set to 01 and 0 respectively for read operation. On the address lines  $A_{15}-A_8$  the 8 MSBs of the memory address of the data are sent. During  $T_1$ , 8 LSBs of the memory address of the data are sent on  $A_0-A_7$ . During  $T_2$ , 8 LSBs of the address is latched and  $A_0-A_7$  are made free for data transmission.  $\overline{RD}$  goes low in  $T_2$  to enable the memory for read operation. Now data is placed on data bus.


During  $T_3$  the data enters into the CPU. In  $T_3$   $\overline{RD}$  goes high and disables the memory. memory read contains 3 clock cycles.

(59)



memory write


In a memory write cycle the CPU sends data from accumulator or any other register to the memory. The status signals  $S_0, S_1$  are 1 and 0 respectively for write operation.  $\overline{WR}$  goes low on  $T_2$  indicating that write operation to be performed. During  $T_2$  the AB bus is not disable. But the data to be sent out to the memory is placed on the AB bus. As soon as  $\overline{WR}$  goes high on  $T_3$  the write operation is terminated.





## I/O read


In an I/O read cycle the microprocessor reads the data available at an input port or input device. The data is placed in the accumulator. An I/O read cycle is similar to memory read cycle. The only difference between a memory read cycle and an I/O read cycle is that the signal  $\overline{IO/\overline{M}}$  goes high in case of I/O read. It indicates that the address on the A bus is for an input device. In case of I/O device or I/O port address is only 8 bits long and. therefore, the address of I/O device is duplicated on both A and H buses. It requires 3 machine cycles for execution.



## I/O write

In an I/O write cycle, the CPU sends data to an I/O port or I/O device from the accumulator. In case of I/O write cycle  $\overline{IO/\overline{M}}$  goes high indicating that the address sent out by the CPU is for I/O device or I/O port. The address of I/O port

or device is duplicated on both A and B buses. It requires 3 machine cycles:



## Address space Partitioning <sup>Module 1 (Contd.)</sup>

Intel 8085 uses a 16 bit wide address bus for addressing memories and I/O devices. Using 16 bit wide address bus it can access  $2^{16} = 64 \text{ KB}$  of memory and I/O devices. The 64K addresses are assigned to memory and I/O devices for addressing.

The 2 schemes for allocation of addresses to memory & I/O devices:

1. memory mapped I/O
2. I/O mapped I/O (Peripheral mapped I/O)

### memory mapped I/O

In memory mapped I/O scheme, there is only one address space. Address space is defined as the set of all possible addresses that a microprocessor can generate. Some addresses are assigned to memories and some addresses to I/O devices. An I/O device is treated as a memory location and one address is assigned to it.

To transfer data between MPU and I/O devices, memory related instructions such as LDA, STA etc and memory control signals  $\overline{MEMR}$  and  $\overline{MEMW}$  are used. The microprocessor communicates with an I/O device as if it were one of the memory locations.

eg: STA 3000H

If an I/O device, instead of a memory register is connected at address 3000H, the accumulator contents will be transferred to the I/O device.

mov A, 10 (HL pair contains address of memory location 10H)

In this scheme all data transfer instructions of the  $\mu p$  can be used for memory as well as I/O device.

I/O mapped I/O (Peripheral mapped I/O)

In this type of I/O, the  $\mu p$  uses 8 address lines to identify an i/p or o/p device. This is known as I/O mapped I/O. This is a 8 bit numbering system for I/O's used in conjunction with I/O and O/P instructions. This is also known as I/O space, separate from memory space, which is a 16 bit numbering system.

The 8 address lines can have 256 ( $2^8$  combinations) addresses, thus  $\mu p$  can identify 256 i/p devices and 256 o/p devices, with address ranging from 00H to FFH. The i/p and o/p devices are differentiated by control signals. The  $\mu p$  uses I/O read control for i/p devices and I/O write control signals for o/p devices. The entire range of I/O addresses from 00H to FFH is known as I/O map and individual addresses are referred to as I/O device addresses or I/O port numbers.

## Comparison

Characteristics	memory mapped I/O	I/O mapped I/O
1. Device address	16 bit	8 bit
2. Control signals for I/O	$\overline{MEMR}$ , $\overline{MEMW}$	$\overline{IOR}$ , $\overline{IOW}$
3. Instructions available	STB, LDB, LDBA, STAB, MOV M, R, RD M etc.	IN & OUT
4. Data transfer	Between register and I/O	Only between I/O and accumulator
5. maximum no of I/O's possible	memory map (64K) is shared between I/O's and s/m memory	256 I/O devices & 256 O/P devices can be connected
6. Execution speed	13 - 7 states 7 - 7 states	10 - 9 states
7. Hardware Requirements	more hardware needed to decode 16 bit addresses	less hardware needed to decode 8 bit address.



Mnemonic	Op	Description	Mnemonic	Op	Description
ACI n	CE	Add with Carry Immediate	DCX SP	3B	Decrement Stack Pointer
ADC r	8F	Add with Carry	DI	F3	Disable Interrupts
ADC M	8E	Add with Carry to Memory	EI	FB	Enable Interrupts
ADD r	87	Add	HLT	76	Halt
ADD M	86	Add to Memory	IN p	DB	Input
ADI n	C6	Add Immediate	INR r	3C	Increment
ANA r	A7	AND Accumulator	INR M	3C	Increment Memory
ANA M	A6	AND Accumulator and Memory	INX B	03	Increment BC
ANI n	E6	AND Immediate	INX D	13	Increment DE
CALL a	CD	Call unconditional	INX H	23	Increment HL
CC a	DC	Call on Carry	INX SP	33	Increment Stack Pointer
CN a	FC	Call on Minus	JMP a	C3	Jump unconditional
CMA	2F	Complement Accumulator	JC a	DA	Jump on Carry
CNC	3F	Complement Carry	JM a	FA	Jump on Minus
CMP r	BF	Compare	JNC a	D2	Jump on No Carry
CMP M	BF	Compare with Memory	JNZ a	C2	Jump on No Zero
CNC a	D4	Call on No Carry	JPE a	E4	Jump on Parity Even
CNZ a	C4	Call on No Zero	JPO a	E2	Jump on Parity Odd
CP a	F4	Call on Plus	JZ a	CA	Jump on Zero
CPE a	EC	Call on Parity Even	LDA a	3A	Load Accumulator direct
CPI n	FE	Compare Immediate	LDAX B	0A	Load Accumulator indirect
CPO a	E4	Call on Parity Odd	LDAX D	1A	Load Accumulator indirect
CZ a	CC	Call on Zero	LHLD a	2A	Load HL Direct
DAA	27	Decimal Adjust Accumulator	LXI B,nn	01	Load Immediate BC
DAD B	09	Double Add BC to HL	LXI D,nn	11	Load Immediate DE
DAD D	19	Double Add DE to HL	LXI H,nn	21	Load Immediate HL
DAD H	29	Double Add HL to HL	LXI SP,nn	31	Load Immediate Stack Ptr
DAD SP	39	Double Add SP to HL	MOV r1,r2	7F	Move register to register
DCR r	3D	Decrement	MOV M,r	77	Move register to Memory
DCR M	35	Decrement Memory	MOV r,M	7E	Move Memory to register
DCX B	0B	Decrement BC	MVI r,n	3E	Move Immediate
DCX D	1B	Decrement DE	MVI M,n	36	Move Immediate to Memory
DCX H	2B	Decrement HL	NOP	00	No Operation

Mnemonic	Op	Description	Mnemonic	Op	Description
ORA r	B7	Inclusive OR Accumulator	SPHL	F9	Move HL to SP
ORA M	B6	Inclusive OR Accumulator	STA a	32	Store Accumulator
ORI n	F6	Inclusive OR Immediate	STAX B	02	Store Accumulator indirect
OUT p	D3	Output	STAX D	12	Store Accumulator indirect
PCHL	E9	Jump HL indirect	STC	37	Set Carry
POP B	C1	Pop BC	SUB r	97	Subtract
POP D	D1	Pop DE	SUB M	96	Subtract Memory
POP H	E1	Pop HL	SUI n	D6	Subtract Immediate
POP PSW	F1	Pop Processor Status Word	XCHG	EB	Exchange HL with DE
PUSH B	C5	Push BC	XRA r	AF	Exclusive OR Accumulator
PUSH D	D5	Push DE	XRA M	AE	Exclusive OR Accumulator
PUSH H	E5	Push HL	XRI n	EE	Exclusive OR Immediate
PUSH PSW	F5	Push Processor Status Word	XTHL	E3	Exchange stack Top with HL
RAL	17	Rotate Accumulator Left			
RAR	1F	Rotate Accumulator Right			
RET	C9	Return			
RC	D8	Return on Carry			
RIM	20	Read Interrupt Mask			
RM	F8	Return on Minus			
RNC	D0	Return on No Carry			
RNZ	C0	Return on No Zero			
RP	F0	Return on Plus			
RPE	E8	Return on Parity Even			
RPO	E0	Return on Parity Odd			
RZ	C8	Return on Zero			
RLC	07	Rotate Left Circular			
RRC	0F	Rotate Right Circular			
RST 2	C7	Restart			
SBB r	9F	Subtract with Borrow			
SBB M	9E	Subtract with Borrow			
SBI n	DE	Subtract with Borrow Immed			
SHLD a	22	Store HL Direct			
SIM	30	Set Interrupt Mask			



80	NOP	B, d	2C	INR	L, t	58	MOV	E, B
81	STAX	B, d	2D	DCR	L, b	59	MOV	E, C
82	INX	B, d	2E	INR	L, b	5A	MOV	E, D
83	INR	B, d	2F	CMA		5B	MOV	E, E
84	INR	B, d	30	SIM		5C	MOV	E, H
85	DCR	B, d	31	LXI	a, p, d	5D	MOV	E, H
86	INR	B, d	32	STA		5E	MOV	E, H
87	RLC	B, d	33	INX	a, p	5F	MOV	E, H
88	INR	B, d	34	INR	a, p	60	MOV	E, H
89	INR	B, d	35	INR	a, p	61	MOV	E, H
90	INR	B, d	36	INR	a, p	62	MOV	E, H
91	INR	B, d	37	INR	a, p	63	MOV	E, H
92	INR	B, d	38	INR	a, p	64	MOV	E, H
93	INR	B, d	39	INR	a, p	65	MOV	E, H
94	INR	B, d	40	INR	a, p	66	MOV	E, H
95	INR	B, d	41	INR	a, p	67	MOV	E, H
96	INR	B, d	42	INR	a, p	68	MOV	E, H
97	INR	B, d	43	INR	a, p	69	MOV	E, H
98	INR	B, d	44	INR	a, p	70	MOV	E, H
99	INR	B, d	45	INR	a, p	71	MOV	E, H
100	INR	B, d	46	INR	a, p	72	MOV	E, H
101	INR	B, d	47	INR	a, p	73	MOV	E, H
102	INR	B, d	48	INR	a, p	74	MOV	E, H
103	INR	B, d	49	INR	a, p	75	MOV	E, H
104	INR	B, d	50	INR	a, p	76	MOV	E, H
105	INR	B, d	51	INR	a, p	77	MOV	E, H
106	INR	B, d	52	INR	a, p	78	MOV	E, H
107	INR	B, d	53	INR	a, p	79	MOV	E, H
108	INR	B, d	54	INR	a, p	80	MOV	E, H
109	INR	B, d	55	INR	a, p	81	MOV	E, H
110	INR	B, d	56	INR	a, p	82	MOV	E, H
111	INR	B, d	57	INR	a, p	83	MOV	E, H

83	ADD	E, .	84	ADD	E, .	AF	XRA	A, .
85	ADD	E, .	86	ADD	E, .	B0	XRA	A, .
87	ADD	E, .	88	ADD	E, .	B1	XRA	A, .
89	ADD	E, .	90	ADD	E, .	B2	XRA	A, .
91	ADD	E, .	92	ADD	E, .	B3	XRA	A, .
93	ADD	E, .	94	ADD	E, .	B4	XRA	A, .
95	ADD	E, .	96	ADD	E, .	B5	XRA	A, .
97	ADD	E, .	98	ADD	E, .	B6	XRA	A, .
99	ADD	E, .	100	ADD	E, .	B7	XRA	A, .
101	ADD	E, .	102	ADD	E, .	B8	XRA	A, .
103	ADD	E, .	104	ADD	E, .	B9	XRA	A, .
105	ADD	E, .	106	ADD	E, .	BA	XRA	A, .
107	ADD	E, .	108	ADD	E, .	BB	XRA	A, .
109	ADD	E, .	110	ADD	E, .	BC	XRA	A, .
111	ADD	E, .	112	ADD	E, .	BD	XRA	A, .
113	ADD	E, .	114	ADD	E, .	BE	XRA	A, .
115	ADD	E, .	116	ADD	E, .	BF	XRA	A, .
117	ADD	E, .	118	ADD	E, .	C0	XRA	A, .
119	ADD	E, .	120	ADD	E, .	C1	XRA	A, .
121	ADD	E, .	122	ADD	E, .	C2	XRA	A, .
123	ADD	E, .	124	ADD	E, .	C3	XRA	A, .
125	ADD	E, .	126	ADD	E, .	C4	XRA	A, .
127	ADD	E, .	128	ADD	E, .	C5	XRA	A, .
129	ADD	E, .	130	ADD	E, .	C6	XRA	A, .
131	ADD	E, .	132	ADD	E, .	C7	XRA	A, .
133	ADD	E, .	134	ADD	E, .	C8	XRA	A, .
135	ADD	E, .	136	ADD	E, .	C9	XRA	A, .
137	ADD	E, .	138	ADD	E, .	CA	XRA	A, .
139	ADD	E, .	140	ADD	E, .	CB	XRA	A, .
141	ADD	E, .	142	ADD	E, .	CC	XRA	A, .
143	ADD	E, .	144	ADD	E, .	CD	XRA	A, .
145	ADD	E, .	146	ADD	E, .	CE	XRA	A, .
147	ADD	E, .	148	ADD	E, .	CF	XRA	A, .
149	ADD	E, .	150	ADD	E, .	D0	XRA	A, .
151	ADD	E, .	152	ADD	E, .	D1	XRA	A, .
153	ADD	E, .	154	ADD	E, .	D2	XRA	A, .
155	ADD	E, .	156	ADD	E, .	D3	XRA	A, .
157	ADD	E, .	158	ADD	E, .	D4	XRA	A, .
159	ADD	E, .	160	ADD	E, .	D5	XRA	A, .
161	ADD	E, .	162	ADD	E, .	D6	XRA	A, .
163	ADD	E, .	164	ADD	E, .	D7	XRA	A, .
165	ADD	E, .	166	ADD	E, .	D8	XRA	A, .
167	ADD	E, .	168	ADD	E, .	D9	XRA	A, .
169	ADD	E, .	170	ADD	E, .	DA	XRA	A, .
171	ADD	E, .	172	ADD	E, .	DB	XRA	A, .
173	ADD	E, .	174	ADD	E, .	DC	XRA	A, .
175	ADD	E, .	176	ADD	E, .	DD	XRA	A, .
177	ADD	E, .	178	ADD	E, .	DE	XRA	A, .
179	ADD	E, .	180	ADD	E, .	DF	XRA	A, .
181	ADD	E, .	182	ADD	E, .	E0	XRA	A, .
183	ADD	E, .	184	ADD	E, .	E1	XRA	A, .
185	ADD	E, .	186	ADD	E, .	E2	XRA	A, .
187	ADD	E, .	188	ADD	E, .	E3	XRA	A, .
189	ADD	E, .	190	ADD	E, .	E4	XRA	A, .
191	ADD	E, .	192	ADD	E, .	E5	XRA	A, .
193	ADD	E, .	194	ADD	E, .	E6	XRA	A, .
195	ADD	E, .	196	ADD	E, .	E7	XRA	A, .
197	ADD	E, .	198	ADD	E, .	E8	XRA	A, .
199	ADD	E, .	200	ADD	E, .	E9	XRA	A, .

Instruction	Function
XRA A	Clear A and Clear Carry
CMA	Complement Accumulator
ORA A	Clear Carry
CNC	Set Complement Carry
SIC	Set Carry
RLC	Rotate Left, MSB→CY
RRC	Rotate Right, LSB→CY
RAL	Rotate Left Thru Carry
RAR	Rotate Right Thru Carry

Instruction	Function
SID	Serial In Data
IX.5	Interrupt Pending
IE	Interrupt Enable Flag
IX.5	Interrupt Masks for external lines


  

Instruction	Function
SID	Serial In Data
IX.5	Interrupt Pending
IE	Interrupt Enable Flag
IX.5	Interrupt Masks for external lines

Instruction	Function
SID	Serial In Data
IX.5	Interrupt Pending
IE	Interrupt Enable Flag
IX.5	Interrupt Masks for external lines

# Intel 8085 Reference Card



## Register Organization

Register	Size
A (Accumulator)	8 bits
B (Register)	8 bits
C (Register)	8 bits
D (Register)	8 bits
E (Register)	8 bits
H (Register)	8 bits
L (Register)	8 bits
Program Counter (PC)	16 bits
Stack Pointer (SP)	16 bits

## Data Transfer Instruction Group

Instruction	Op Code	Addressing Mode	Bytes	Time (T-states)
MOV r, r	47	Register to Register	1	4
MOV r, B	48	Register to Register	1	4
MOV r, C	49	Register to Register	1	4
MOV r, D	4A	Register to Register	1	4
MOV r, E	4B	Register to Register	1	4
MOV r, H	4C	Register to Register	1	4
MOV r, L	4D	Register to Register	1	4
MOV B, r	4E	Register to Register	1	4
MOV C, r	4F	Register to Register	1	4
MOV D, r	50	Register to Register	1	4
MOV E, r	51	Register to Register	1	4
MOV H, r	52	Register to Register	1	4
MOV L, r	53	Register to Register	1	4
MOV A, r	54	Register to Register	1	4
MOV r, A	55	Register to Register	1	4
MOV r, B	56	Register to Register	1	4
MOV r, C	57	Register to Register	1	4
MOV r, D	58	Register to Register	1	4
MOV r, E	59	Register to Register	1	4
MOV r, H	5A	Register to Register	1	4
MOV r, L	5B	Register to Register	1	4
MOV A, r	5C	Register to Register	1	4
MOV r, A	5D	Register to Register	1	4
MOV r, B	5E	Register to Register	1	4
MOV r, C	5F	Register to Register	1	4
MOV r, D	60	Register to Register	1	4
MOV r, E	61	Register to Register	1	4
MOV r, H	62	Register to Register	1	4
MOV r, L	63	Register to Register	1	4
MOV A, r	64	Register to Register	1	4
MOV r, A	65	Register to Register	1	4
MOV r, B	66	Register to Register	1	4
MOV r, C	67	Register to Register	1	4
MOV r, D	68	Register to Register	1	4
MOV r, E	69	Register to Register	1	4
MOV r, H	6A	Register to Register	1	4
MOV r, L	6B	Register to Register	1	4
MOV A, r	6C	Register to Register	1	4
MOV r, A	6D	Register to Register	1	4
MOV r, B	6E	Register to Register	1	4
MOV r, C	6F	Register to Register	1	4
MOV r, D	70	Register to Register	1	4
MOV r, E	71	Register to Register	1	4
MOV r, H	72	Register to Register	1	4
MOV r, L	73	Register to Register	1	4
MOV A, r	74	Register to Register	1	4
MOV r, A	75	Register to Register	1	4
MOV r, B	76	Register to Register	1	4
MOV r, C	77	Register to Register	1	4
MOV r, D	78	Register to Register	1	4
MOV r, E	79	Register to Register	1	4
MOV r, H	7A	Register to Register	1	4
MOV r, L	7B	Register to Register	1	4
MOV A, r	7C	Register to Register	1	4
MOV r, A	7D	Register to Register	1	4
MOV r, B	7E	Register to Register	1	4
MOV r, C	7F	Register to Register	1	4

## Arithmetic & Logical Instruction Group

Instruction	Op Code	Addressing Mode	Bytes	Time (T-states)
ADD r	87	Register to Register	1	4
ADD B	88	Register to Register	1	4
ADD C	89	Register to Register	1	4
ADD D	8A	Register to Register	1	4
ADD E	8B	Register to Register	1	4
ADD H	8C	Register to Register	1	4
ADD L	8D	Register to Register	1	4
ADD A	8E	Register to Register	1	4
ADC r	8F	Register to Register	1	4
ADC B	90	Register to Register	1	4
ADC C	91	Register to Register	1	4
ADC D	92	Register to Register	1	4
ADC E	93	Register to Register	1	4
ADC H	94	Register to Register	1	4
ADC L	95	Register to Register	1	4
ADC A	96	Register to Register	1	4
SUB r	97	Register to Register	1	4
SUB B	98	Register to Register	1	4
SUB C	99	Register to Register	1	4
SUB D	9A	Register to Register	1	4
SUB E	9B	Register to Register	1	4
SUB H	9C	Register to Register	1	4
SUB L	9D	Register to Register	1	4
SUB A	9E	Register to Register	1	4
SBB r	9F	Register to Register	1	4
SBB B	98	Register to Register	1	4
SBB C	99	Register to Register	1	4
SBB D	9A	Register to Register	1	4
SBB E	9B	Register to Register	1	4
SBB H	9C	Register to Register	1	4
SBB L	9D	Register to Register	1	4
SBB A	9E	Register to Register	1	4

## Arith & Logic

Instruction	Op Code	Addressing Mode	Bytes	Time (T-states)
RLC	07	Rotate Left	1	4
RRC	0F	Rotate Right	1	4
RAL	17	Rotate Left Thru Carry	1	4
RAR	1F	Rotate Right Thru Carry	1	4
LAHL	[10]	Load Accumulator and High Byte of L	2	10
Immediate				
ADI b	C6	Add Immediate to A	2	10
ADI B	C7	Add Immediate to B	2	10
ADI C	C8	Add Immediate to C	2	10
ADI D	C9	Add Immediate to D	2	10
ADI E	CA	Add Immediate to E	2	10
ADI H	CB	Add Immediate to H	2	10
ADI L	CC	Add Immediate to L	2	10
ADI A	CE	Add Immediate to A	2	10
SUI b	D6	Subtract Immediate from A	2	10
SUI B	D7	Subtract Immediate from B	2	10
SUI C	D8	Subtract Immediate from C	2	10
SUI D	D9	Subtract Immediate from D	2	10
SUI E	DA	Subtract Immediate from E	2	10
SUI H	DB	Subtract Immediate from H	2	10
SUI L	DC	Subtract Immediate from L	2	10
SUI A	DE	Subtract Immediate from A	2	10
ORI b	56	Or Immediate with A	2	10
ORI B	57	Or Immediate with B	2	10
ORI C	58	Or Immediate with C	2	10
ORI D	59	Or Immediate with D	2	10
ORI E	5A	Or Immediate with E	2	10

