


I2C	Sub SYS	Function	Part Number I2C Spec. i2C Slave Addre		i2C Sla	dress / Write / Read (7-bit mode)		
100.0	4.5	Cap Touch controller	GT1151	400 Kbps	0x5D	Write:0xBA / Read:0xBB		
I2C-0	AP							
		Magnetic Sensor	AK09918C	400 Kbps	0x0C	Write:0x18 / Read:0x19		
I2C-1	AP	Ambient Light Sensor Proximity Sensor	CM36558	400 Kbps	0x51	Write:0xA2 / Read:0xA3		
(I3C)	Sensor Hub		DMADOOO	400 l/h	0x77	Weite Out F / Dec dout F		
		Pressure Sensor	BMP280	400 Kbps		Write:0xEE / Read:0xEF		
		Rear Camera	IMX230	400 Kbps	0x1A	Write:0x34 / Read:0x35		
I2C-2	AP		EEPROM	400 Kbps	0x50	Write:0xA0 / Read:0xA1		
(I3C)			AF driver	400 Kbps	0x0C	Write:0x18 / Read:0x19		
I2C-3	AP	Audio Smart PA	RT5510	400 Kbps	0x34	Write:0x68 / Read:0x69		
		NFC	ST21NFCD	400 Kbps	0x08	Write:0x10 / Read:0x11		
	4.0		S5K2T7	400 Kbps	0x2D	Write:0x5A / Read:0x5B		
I2C-4	AP	AP Front Camera	EEPROM	400 Kbps	0x52	Write:0xA4 / Read:0xA5		
(I3C)			AF driver=NA					
I2C-5	AP	Sub-PMIC	MT6371 PMU	3.4 Mbps	0x34	Write:0x68 / Read:0x69		
120-0	AF .	Jub-1 IVIIC	MT6371 PD	3.4 Mbps	0x4E	Write:0x9C / Read:0x9D		
I2C-6	AP							


Note: I2C Spec.: Standard mode (100 kbps) and Fast mode (400 kbps), Fast mode Plus (1 Mbps) and High-speed mode (3.4 Mbps)

Date	Category	Item
2017.11.24	Page 05	V0.1 Release
((())	Page 11	Change power of AVDD18_DDR(H21) from VIO18_PMU to EMI_VDD1, connecting EMI_VDD1 to SH2102 in star connection
2017.12.7	Page 12	Add Note 12-5
(V0.2)	Page 21	Add SH2102 for star connection among EMI_VDD1, AVDD18_SOC, and VIO18_PMU
	Page 22	
		1. Change C2304 from C / 1 / uF / 10V to C / 1 / uF / 6.3V
	Page 44	2. Change R2301 from R $/$ 1.5 $/$ K to R $/$ 7.5 $/$ K $_3$: Fpdanbange-LPDDF3 power off sequence,change C4422 from 0.1uF to 2.2uF, and change C4423 from 0.1uF to 1uF
	Page 51	2. Change VDD1 power of eMCP from VIO18_PMU to EMI_VDD1, fulfilling power rail in star connection 1. Add 2nd source plan for U5004


2. Add Note 51-3 and Note 51-4


05_Change_Notice
MTK Confidential





投板前注意MTR委片库更新一次 R5007 NC 单nano卡座库更新





Schematic design notice of "12_BB_1" page.


Note 12-1: The de-coupling cap. for REFP (AF18 ball) have to be placed as close to BB as possible.

Note 12-2: To shunt a 1uF capacitor in the AUXIN ADC input to prevent noise coupling. It should be placed as close to BB as possible. Connect the unused AUX ADC input to GND.

		OTAG F GROUNT		
default=PU	default=PD	AP_JTAG	MD_JTAG	
HI	LO	N/A	N/A	
HI	HI (by ext. PU)	SPI0+EINT8	SPI1+SPI3	
LO (by ext. PD)	LO	SPI0+EINT8	N/A	
LO (by ext. PD)	HI (by ext. PU)	MSDC1	N/A	

Note 12-4: PWRAP_SPI0_MO and PWRAP_SPI0_MI are DDR type feature in bootstrap

PWRAP_SPI0_MI	Booting interface	ce					
default=PU	DDR	MSDC0 pin mux					
LO (by ext. PD)	LPDDR3	follow LP3 Ref SCH.					
HI	LPDDR4X	follow LP4X Ref SCH.					



MT6765-SBS CSI-0 DSI-0 DSI0_CKP P25 DSI0_CKN P26 SIOA_L1P CSI-1 GPIO →>> JTDI SPI0_CLK SPI1_MI SPI1_CSB SPI1_CLK CSI-2 SPI2 MI U24 SPI2_CSB T26 SPI2_CLK T24 SPI3_MI SPI3_CSB LI26_ SPI3_CLK V25_MD-JTAG 使用 CSI Ctrl SPI4_MI SPI4 CSB —≫sp4_css CAM_RSTO —>>>s₽4_MO __W6_ CAM_PDN0 CAM RST1 Y2 CAM PDN1 MD_UART放置与屏幕 GPO CAM_RST2 新平台预留电阻测试位 CAM_PDN2 PERIPHERAL ENG AD22 AF23 CAM_RST3 PERIPHERAL EN1 AD24 L24 CAM_PDN3 PERIPHERAL_EN2 PERIPHERAL_EN3 AC24 ┸┋╲╲╲╚ PERIPHERAL_EN4 AE23 R41 SPIO_CHG_EN_0


Schematic design notice of "13_BB_2" page.

Note 13-1: The enable pin of acoustic or optoelectronic devices (e.g. SPK AMP/Backlight/Charger OCP/OVP) suggest to use Peripheral_EN[0:5]

If use other GPIOs as enable pin, suggest to reserve 0201 NC to GND

MT6765-SBS CONN_Dig. CONN_TOP_CLK R19 1K AB27 IDDIG DRVBUS CONN_WB_PTA CONN_HRST_B BC CONN_WB_PTA KEYPAD CONN_IQ GPIO_GPS_LNA_EN</-GPIO GPIO_EXTO G2 SCL1 Sensor Hub Board_ID GPIO EXT1 F25 -- ✓ LCM ID1 GPIO_EXT2 F24 GPIO_EXT3 G24 SCL2 Rear Cam GPIO_EXT4 F26 区分BB是6762M(C3C, C3F)还是6762(C3D); GPIO EXTS GPIO_EXT6 H23 ------GPIO_EXT7 AC21 SCL3 NFC 区分C3C, C3F是否带指纹; GPIO_EXT9 Y23 R1303 NF ||I-GND GPIO EXT10 GPIO EXT11 AD21 —SS GPIO CTP RSTB <u>|-------</u> GPIO EXT12 AD2 GPIO_EXT13 AD19. -NF WIO18_PMU 区分C3E版本相关 SCL5 Sub PMIC R1305 NF HGND GPIO_EXT15 R1308 NF ✓ INT SDCARD INT SIM2 // INT_SIM2 R1307 NF I+GND UART CEINT_CTP 《INT_SDCARD TP48 TP-0.5MM 《GYRO_INT_N **ramdump测试点** URXD0 EINT3 EINT4 Y6 SD (MSDC1) FINTS Y7 EINT6 Y4 EINT_ALPS MSDC1_CLK < R1102 \ 24 W27 MSDC1_CMD EINT8 AA6 ──ベлпеят 留作JTAG JTRSTn口 FINT9 W4 EINT10 W CENT_FP_N ——≪ EINT_CHG_0

13_BB_2
MTK Confidential




Schematic design notice of "14_BB_3" page.


Note 14-1: R4001 please select 34.8 ohm (1%) resistor

Note 14-2: Please check eMCP LP3 and eMCP LP4X pin mux

Title	14 BB 3
Size	MTK Confidential
A1	WIK Confidential



02001-A






R2851

R2852


0-ohm . 0603


0-ohm, 0603


- 1. "Typical Cap" defined in design notice is the minimum cap. to LDO Cout.
- 2. NC cap can move to application, if (PCB L<20nH, PCB R<0.2 ohm)
- => value and placement of Cap, please refer design notice





Schematic design notice of "21_POWER_MT6357_LDO" If these power trace can meet LDO layout constraint, these CAP can be NC or removed. Note 21-1: Please refer to MT6357 design notice. Output cap range please follow MT6357CRV LDO design notice Note 21-2: Note 21-4: Please set SH2101 close to C2141, making star connection between VIO18_PMU and AVDD18_SOC near to LDO cap. C2141 Please also refer to MT6357 design notice for further detail design information Note 21-3: Ext Buck BOM option Ext. buck option w/ EXT VS2 Buck w/o EXT VS2 Buck Note 21-5: Please connect VS2_LDO1(F15) to VS1_PMU if voltage applied to VCAMD(E17) >= 1.3 V 10uF












Note: 26-1

Schematic design notice of "26_POWER_MT6370-Charger + PP" page.

Note 26-1: For better ESD or surge performance we need choose suitable device for system protection. Please refer to [Surge device selection guide V2.0] provide by MTK.



Note 27-1: To minimize RF de-sense, it is recommended to reserve 0-ohm and 0402 cap for BOM fine tuning.


Note 27-2: To minimize RF de-sense, it is recommended to reserve 0-ohm and 0201 cap. for BOM fine tuning.


Note 27-3: C2705 could be replaced with C / 1 / uF / 50V + C / 1 / uF / 50V


27_POWER_SubPMIC-HV powers

| MTK Confidential

MTK Confidential











Schematic design notice of "28_POWER_ThirdParty-Power"						
Note 28-1:	VA12 Layout placement please close to AP					
Note 28-2:	VS2 Buck Layout placement please close to PMIC MT6357					


Note 28-3: VCN33 LDO Layout placement please close to MT6631













34_RF_MT6177_RF_DRX MTK Confidential


eMMC+LPDDR3 EMI VDD1 Y2 CA0 Y3 CA1 W2 CA2 W3 CA3 V3 CA4 VDD1 F3 VDD1 F4 VDD1 F9 VDD1 VDD1 13 CA5 K3 CA6 J3 CA7 J2 CA8 H2 CA9 VDD1 VDD2 VDD2 EMIO_DQ0 EMIO_DQ1 EMIO_DQ2 EMIO_DQ3 EMIO_DQ5 EMIO_DQ5 EMIO_DQ6 EMIO_DQ7 EMIO_DQ8 EMIO_DQ9 | W112 | DO0 | W13 | DO2 | W13 | DO2 | W13 | DO2 | W13 | DO2 | W13 | DO4 | W13 | DO2 | W13 | DO3 | W13 VDD2 VDD2 VDD2 VDD2 1.5 VDD2 1.5 VDD2 M5 VDD2 P5 VDD2 P8 VDD2 P11 VDD2 T5 VDD2 T5 VDD2 U5 VDD2 U5 VDD2 V5 VDD2 A85 VDD2 A88 Note: 44-4 Note: 44-1 EMIO_DQ10 EMIO_DQ11 EMIO_DQ12 O VDRAM_PMU EMI0_DQ13 EMI0_DQ14 EMI0_DQ15 EMI0_DQ16 EMI0_DQ17 EMI0_DQ18 VDDQ G9 VDDQ H8 EMI0_DQ19 EMI0_DQ20 EMI0_DQ21 VDDQ H12 VDDQ J11 VDDQ K10 VDDQ K12 EMI0_DQ22 EMI0_DQ23 Power H11 DQ24 DQ25 G10 DQ26 G12 DQ27 G13 DQ28 F10 DQ29 F11 DQ30 F12 DQ31 VDDQ 18 VDDQ 19 VDDQ M10 VDDQ M12 VDDQ N11 VDDQ T10 VDDQ T10 EMI0_DQ24 EMI0_DQ25 EMIO_DQ26 EMIO_DQ27 EMIO_DQ28 EMIO_DQ29 EMIO_DQ30 EMIO_DQ31 Note: 44-2 GNĎ VDDQ VDDQ 1%精度 R4005 240 240 240 G2 ZQ0 G3 ZQ1 VDDQ U9 VDDQ V10 VDDQ V12 VDDQ W11 VDDQ W11 VDDQ Y8 F13 VSSQ G11 VSSQ H10 VSSQ H10 VSSQ K8 VSSQ H10 VSSQ H10 VSSQ H10 VSSQ H11 VSSQ H11 VSSQ H11 VSSQ H11 VSSQ H12 VSSQ H12 VSSQ H12 VSSQ H13 VSSQ H13 VSSQ H13 VSSQ H14 VSSQ UH10 VSSQ WB VDDQ AA9 Note: 44-3 VDDCA K2 VDDCA U2 VDDCA V2 VCC B3 VCC B13 VCC B13 VCC Q4 VCC D8 VCCQ B6 VCCQ B9 VCCQ C7 VCCQ C11 \$ \$ GND GND P OVIO18_PML Y10 VSSQ AA11 VSSQ VCCI A11 RFU A7 //MSDC0_DSL F2 VSS G4 VSS G8 VSS H3 VSS H5 VSS L4 VSS M3 VSS MSDC0_CLK MSDC0_RSTB MSDC0_CMD RST eMMC Note: 44-3 M3 VSS M4 VSS N4 VSS N8 VSS P4 VSS P12 VSS Close to eMCP P4 VSS P12 VSS R3 VSS R4 VSS R4 VSS T4 VSS Y5 VSS AA2 VSS AA4 VSS AA8 VSS DAT0 CS0# U3 CS1# T3 EMIO_CSO_N EMIO_CS1_N LP-DDR3 CKE0 T EMIO_CKE0 H4 VSSCA CLK P3 EMIO_CK_T EMIO_CK_C DQS0 T9 DQS0# R9 DQS1 M9 DQS1# N9 EMI0_DQS0_T EMI0_DQS0_C EMI0_DQS1_T EMI0_DQS1_C DQS1# Y9 DQS2# W9 DQS3# H9 DQS3# J9 A3 VSSM A8 VSSM A12 VSSM B2 VSSM B7 VSSM B11 VSSM C3 VSSM C5 VSSM C10 VSSM C10 VSSM C12 VSSM C12 VSSM C17 VSSM C19 VSSM C19 VSSM C19 VSSM C19 VSSM C19 VSSM EMI0_DQS2_T EMI0_DQS2_C EMI0_DQS3_T EMI0_DQS3_C Schematic design notice of "44_Memory_eMMC_LPDDR3" DM0 R10 N10 N10 W10 J10 EMIO_DM0 EMIO_DM1 EMIO_DM2 EMIO_DM3 Note 44-1: Please refer to power supply related page select VDRAM1 output **EVREF** VREFCA M2 VREFDQ P13 voltage properly for LPDDR3 DNU AB14 DNU AB13 DNU AB1 DNU AB1 DNU AA14 DNU AA14 DNU A14 Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to GND A2 VSF A13 VSF B1 VSF B14 VSF D2 VSF D3 VSF D4 VSF D5 VSF Please refer to eMCP vendor's datasheet or MTK common design notice to Note 44-3: get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of eMMC. ODT P10 VDD2 VDDQ VDDCA decoupling cap: closed to DRAM ball. Note 44-4: For other cap for PMIC [>10uF, at PMIC page]: please also refer to MMD and layout guide for placement.







Receiver



Connecting the GNDs together and then to main GND through signle via



Schematic design notice of "62_PERI_AUDIO_IO" page.


Note 62-1: Part # of BEAD6202, BEAD6203, BEAD6204 and BEAD6205 needs changed to "BLM18BD102SN1" for high THD performance (-90dB) but this BOM change will results in FM RSS1 10dB degraded .

Note 62-2: Reserved Cap for CS/RS test, please double check multi-key function when used

Note	62-3:		Earphone Jack * Main board	Earphone Jack @ Sub board	
		R6213	0 ohm	100nF	

Note 62-4: Please Select ACC Mode for Operator Project to Pass Electrical MOS Test;
More Information refer to Audio/Speech Design Notice

Note 62-5: Please select R6231 with 0402 size




Schematic design notice of "63_PERI_AUDIO_IO" page.


Note 63-1: 1 uF for ACC mode 0 ohm for DCC mode

63_PERI_AUDIO_IO2(2 AMIC)

MTK Confidential
Thursday, November 02, 2017 Sheet 25 of




65_PERI_SPEAKER_AMP
| MTK Confidential



Note: If best EMI practices are followed for MIPI CSI/DSI signals, there is no need for common mode choke filters. You may choose to have placeholders for common mode depending upon your design constraints.

Extreme care must be taken that no stubs are created by doing so.



Schematic design notice of "67_PERI_LCD_CTP" page.

Note 67-1:


It is recommended to reserve common-mode choke to prevent RF de-sense, the max. cap loading of common-mode choke must be less than 3pF.


67_PERI_LCD_CTP

MTK Confidential

供应商修改1 pin位置,需要按网络名核对

Main Camera





Schematic design notice of "69_PERI_CAMERA" page.


Note 69-1:

It is recommended to reserve common-mode choke to prevent RF de-sense,
the max-cap treading of common-mode choke must be less than 3pF .


Note 69-2: It is recommended to reserve 0-ohm for BOM fine tune to minimize RF de-sense.


测试器件暂时省掉

接口已确认OK













VIBRATOR












Vout=3.0V,I-lim=1A



SD CARD






NOTE:

For internal version, ONLY use J2601: R2603/R2610/R2613/R2604 can be 0.0, R2611/R2612/R2614/R2615 can be NF, R1301 can be 0.0, 0.2601 NF;R1302 NF


For India version: R2611/R2612/R2614/R2615 can be 0Ω ,R2603/R2610/R2613/R2604 can be NF. Q2601 mount;R1301 NF ;R1302 100K




For internal version, R2603/R2610/R2613/R2604 can be 0Ω , R2611/R2612/R2614/R2615 can be NF, For India version,R2611/R2612/R2614/R2615 can be 0Ω,R2603/R2610/R2613/R2604 can be NF.

SIM/TF card

M-MIC+USB+RGB+SPK



Power Key / Key Pad DO NOT put pull-up resistor on PWRKEY



RAMDUMP debug key 省掉??

Schematic design notice of '	'65 ₋	_PERI_	_Dual_	_SIM_	ICUSB_	_KEYPAD"	page.


Note 75-1: DO NOT put pull-up resistor on PWRKEY

Note 75-2:


Volume Up : HOME Key / GND


Volume Down: KPROW0/KPCOL0


75_PERI_KEYPAD MTK Confidential




ALS+PS+IR









测试器件暂时省掉





Schematic design notice of "77_PERI_SENSORS_MEMs_ALS/PS" page. Note 77-1: [M sensor] Keep a minimum distance of 15mm from power ICs / PCB traces of more than 100mA / magnet component. Check HW design notice for more detail [A+G] For optmized GPS performance, please check HW design notice for Sensor selection guide Note 77-3: [A+G] MUST use SPI for optmized sensor hub performance DO NOT USE i2C otherwise we cannot support Hifi-sensor, daydream VR. And Sensor-location accuracy will become worse. [Baro] Reserve Baro sensor for LPPe feautre (Must for North America Operator / NA SKU) Note 77-5: Note 77-6: DO NOT share Sensor hub i2C to other non-SCP device

77 PERI SENSORS MEMs ALS/PS MTK Confidential



mark 点

Shielding Frame

	屏蔽盖	屏蔽框
ВВ	P1 屏蔽枢 1 ICO-BOX	P2 厚級版 1] ICO-BOX
RF	P3 屏蔽框 1 ICO-BOX	P4 屏蔽版 1] ICO-BOX
UB-PMU		PS 原栽版 1 ICO-BOX
VCN		P6 屏蔽框 1 ICO-BOX