
Vitaliy Prymak

Homework #3

mux o does mean it off connection. For examp

5 points each

- We do not discuss the datapath for I-type instructions like ADDI or ANDI.
 - (a) What additional logic blocks, if any, are needed to add I-type instructions to the CPU shown in the following figure (Figure 4.23 in the textbook)? Add any necessary logic blocks to it and explain their purpose.
 - (b) Show the dataflow for this instruction using dash lines on the following figure



as well structions

(c) List the values of the signals generated by the control unit for ADDI. Explain the reasoning for any "don't care" control signals.

15 Reg 2/2 =0 MemtoReg RegWrite ALUOp1 ALUSTO if will turn on from table for Rty 9 taken

2. Problems in this exercise assume that the logic blocks used to implement a processor's datapath have the following latencies: Shift

following latericies.		120+	'11'	milte		
Hem / Register		Single Adder gate	Register	Register	Sign	all all the
D-Mem File	Mux ALU	Adder gate	Read	Setup	extend	control
250 ps 150 ps	1	150 ps 5 ps	30 ps	20 ps	50 ps	50 ps

"Register read" is the time needed after the rising clock edge for the new register value to appear on the output.

- This value applies to the PC only. "Shift left 2" takes 2 single gates time. (a) What is the latency of an R-type instruction (i.e., how long must the clock period be to ensure that this
- instruction works correctly)? PC > PA > Mux > PF > Mux > Afy > Mux > PF = Mux > Afy > Mux > PF = Mux > Mux > Mux > PF = Mux > M
- path.) PC = 14 -> RF > Check your answer carefully. Many students place extra muxes on the critical
- path.) Perister Read > I-Hem > RF Sign Mix > ALU > p-Hem 5 R(d) What is the latency of B? Register Read > IM -> Sightextend > 2 Single Cates

(e)What is the minimum clock period for this CPU? ALUS MUX

Register Read - I-Hein > 5,97 CPISS > 2. Single gate > Addr Mut


same fine

only alle larget

3. Consider the execution of this LEGV8 instruction: SUB X3, X7, X9. Below is its binary representation (the corresponding decimal is 1703182563):

bits	31:21	20:16	15:10	9:5	4:0	
	11001011000	01001	000000	00111	00011	
	1624	9	0	7	3	

Assume that this instruction is stored in address 20 (i.e. PC) in memory. X7 = X9 = 5. Write down the values (in decimal) of the inputs and outputs of the components labelled with (a) to (v) and their number of bits. If a value is unknow, put the symbol "?".



Value of (a):	# of bits:	Value of (b):	# of bits:
Value of (c):	# of bits:	Value of (d):	# of bits:
Value of (e):	# of bits:	Value of (f):	# of bits:
Value of (g):	# of bits:	Value of (h):	# of bits:
Value of (i):	# of bits:	Value of (j):	# of bits:
Value of (k):	# of bits:	Value of (l):	# of bits:

Pegister Spociet a: PC \$20; 56/1/5 1703182563; 316Hs b) 1624 ; 114bits c) besed on deadroup instruction 35 61+5 d) 45bits 9 eligose destration's 2) & pits 0 %; Source register 3) Thits i's not calculate Caltulation 13 ALL 901 9) destruction when 3 bits 3 1 Jesona de stores h) 31 bits 131-07 1+15 Whole volu D 1703182563 D but if would be school 64 bits because value representite as 69 bits log 56145 5, (1) 5 bits 5, K) & Lits 5, & bits m) 0, branch we do not n) 1 61+ use 50 11'5 0 and of , V) tid r 4) 1 bits 0 Singin Extent > Shiff left 2 > ALU 3) 64 bif c 1703182563.4 +20

7) 24, 5 bits blue lines Abit is a bif Elno X bit the ofter ones 69 mostly X6%17 or 5 bit 5 64 bits 10 x does not notles 0) LDUR STUR CBZ B R-Type 8-Type 24% 28% 25% 10% 11% 2% 4) a) What Crackion of all instructions use deta memory; LD4R + STUR = 25% + 108 = 35% 35% b) Instruction memory? R-Type & I-79 PE + L Dan & STUR CBC B G) sign extent? I-Type, CBZ, LDUR, CDUR

Value of (m):	# of bits:	Value of (n):	# of bits:
Value of (o):	# of bits:	Value of (p):	# of bits:
Value of (q):	# of bits:	Value of (r):	# of bits:
Value of (s):	# of bits:	Value of (t):	# of bits:
Value of (u):	# of bits:	Value of (v):	# of bits:

4. Consider the following instruction mix:

R-type	I-Type	LDUR	STUR	CBZ	В
24%	28%	25%	10%	11%	2%

- (a) What fraction of all instructions use data memory?
- (b) What fraction of all instructions use instruction memory?
- (c) What fraction of all instructions use the sign extender?
- 5. When silicon chips are fabricated, defects in materials (e.g., silicon) and manufacturing errors can result in defective circuits. A very common defect is for one signal wire to get "broken" and always register a logical 1. This is often called a "stuck-at-1" fault. When you list instructions, assume instructions are only of the following
- types: loads, stores, arithmetic (R-type), arithmetic with immediate (I-type), and branches.

 (a) Which instructions fail to operate correctly if the MemToReg wire is stuck at 1? (b) Which instructions fail to operate correctly if the ALUSrc wire is stuck at 1? Loab, Sque, I-TYPE
- (c) Which instructions fail to operate correctly if the Reg2Loc wire is stuck at 1? R-7 YPE, LDWR
- 6. In this exercise, we examine how pipelining affects the clock cycle time of the processor. Problems in this exercise assume that individual stages of the datapath have the following latencies:

					-
IF	ID	EX	MEM	WB	
250 ps	350 ps	150 ps	300 ps	200 ps	

Also, assume that instructions executed by the processor are broken down as follows:

ALU	Branch/Jump	LDUR	STUR	
45%	20%	20%	15%	

- (a) What is the clock cycle time in a pipelined and non-pipelined processor? Pipelined = 350, Von -pipelined = 1250
- (b) What is the total latency of an LDUR instruction in a pipelined and non-pipelined processor? P= 350.5=1450; WP= 1250

(c) If we can split one stage of the pipelined datapath into two new stages, each with half the latency of the original stage, which stage would you split and what is the new clock cycle time of the processor?

(d) Assuming there are no stalls or hazards, what is the utilization of the data memory? 29% + 15% = 35%

(e) Assuming there are no stalls or hazards, what is the utilization of the write-register port of the "Registers"

45% +20% = 65%

ADDI X4, X1, #15 ADD X5, X1, X1

- (a) What would the final values of registers X3 and X4 be if the above instructions are executed in a pipeline processor that does not handle data hazards (i.e., does not stall the pipeline or use data forwarding for data hazards)?
- (b) What would the final values of register X5 be if the above instructions are executed in a pipeline processor that does not handle data hazards (i.e., does not stall the pipeline or use data forwarding for data hazards)? Assume the register file is written at the beginning of the cycle and read at the end of a cycle. Therefore, an ID stage will return the results of a WB state occurring during the same cycle. See Section 4.7 and Figure 4.51 for details. 22+5=27

Section 4.7 and Figure 4.51 for details. 22 + 5 = 27(c) Suppose you executed the code on a version of the pipeline from Section 4.5 that handles data hazards by simply stalling the pipeline (i.e. inserting NOP instructions where necessary). Show the pipeline timing diagram below when the code is executed.

ADDI X1, X2, #5	IF	ID	EX	MEM	WB	
ADD X3, X1, X2		IF	ID	EX	ME, NB	
ADDI X4, X1, #15			ÎF	ID	EX MEWB	
ADD X5, X1, X1				IF	ID & EXMEUB	

(d) Suppose you executed the code below on a pipeline from Section 4.5 that uses data forwarding for handling data hazards. Show the pipeline timing diagram below:

ADDI X1, X2, #5	IF	ID	EX	MEM	WB									
ADD X3, X1, X2		IF	S	5	10	EX	ME	we	3					
ADDI X4, X1, #15					IF	ID	EX	ME	wp					
ADD X5, X3, X2						TF	10	EX	HE	WI	5			

8. Consider the following loop. LOOP: LDUR X10, [X1, #0]

LDUR X11, [X1, #8]

ADD X12, X10, X11

STUR X12. [X1. #-8]

SUBI X1, X1, #16

CBNZ X12, LOOP

8.b. Cycle number:
Loop: LDUR X10, EX1, #0]
LDUR X11, EX1, #8]
SUBT X1, X1, #16
ADD X12, X10, X11
STUR X12, EX1, #8]
CBNZ X12, LOOP
2" itiretion: LDUR X10, EX1, #0]

(a) Assume that data and control hazards are handled by simply stalling the pipeline (i.e. inserting NOP instructions where necessary). Show the pipeline timing diagram of the code execution.

Cycle number:	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Cy old Humboll																				

LOOP: LDUR X10, [X1, #0]	I F	p	X		W B								
LDUR X11, [X1, #8]		İ	TD	EX	ME	WB							
ADD X12, X10, X11			1	S	2	ID	EX	ME	WE				
STUR X12, [X1, #-8]						IF	3	5	P	EX	111	W	8
SUBI X1, X1, #16									1F	10	EX	ME	uz
CBNZ X12, LOOP										[F	10	81	MEWB
2 nd iteration: LDUR X10, [X1, #0]											S	5	2FD EXMEND

- (b) Can you reorder the code to reduce the number of stalls? If yes, show the reordered code.
- (c) Show the pipeline timing diagram of the code execution with data forwarding and assume that the branch is handled by predicting it as taken and the branch target address is calculated at the ID stage.

Cycle number:	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
LOOP: LDUR X10, [X1, #0]	I F	I D	E	200	W B												,			
LDUR X11, [X1, #8]		I F	PD	Ex	ME	W	3													
ADD X12, X10, X11			PF	P D	2	£χ	KE	WE	3									٠		
STUR X12, [X1, #-8]				PF	5	ID	EX	ME	we	3										
SUBI X1, X1, #16						IF;	CD	EX	ME	WB										
CBNZ X12, LOOP]	IF	ID	Ex	ME	WE	3								
2 nd iteration: LDUR X10, [X1, #0]								2	PF.	ID	EX	ME	wß							

(d) What is the speedup for the execution of (c) over (a)?

14/11 = 1,27 times Layler 9. Compare the performance of a single-cycle datapath machine, a multi-cycle datapath machine and an ideal 5stage pipeline machine. Assume that the single-cycle machine has a clock rate of 200MHz, and the multiple-

cycle and pipelined machine have a clock rate of 1GHz. The CPI's of load, store, ALU, branch/jumps in the multi-cycle machine are 5, 4, 4, 3, respectively. The program has the following instruction mix:

Load: 30 percent

Store: 10 percent

ALU/R-format instr.: 40 percent

Conditional Branch: 10 percent

Jump instr.: Remaining instructions

Calculate the performance (CPU time) of the 3 machines.

Multi-cycle: CPT = 0,3.5 +0,1.4 +0,4.4 +0,1.3= =1.5+0,4+1,6+0,3 = 3,8 CPU time = IC. CPI/CR = $= IC \cdot \frac{3.8}{1.10^{9}} = 3.8 \cdot IC \cdot 10^{-9}$ Single - Code CPU time = IC · CPI/CR = = IC -0.95 = ,00475.IC.10-6 = 4,75. IC . 10-9 Pipe lined CPU time = IC . CPI/CR = = 0.95 = 0,95. IC.10-9