

# AON7520 30V N-Channel AlphaMOS

#### **General Description**

- Latest Trench Power AlphaMOS (αMOS LV) technology
- Very Low R<sub>DS(ON)</sub> at 2.5V V<sub>GS</sub>
- Low Gate Charge
- ESD protection
- RoHS and Halogen-Free Compliant

### **Product Summary**

 $\begin{array}{lll} V_{DS} & 30V \\ I_{D} \; (at \, V_{GS} \! = \! 10V) & 50A \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 10V) & < 1.8 m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 4.5V) & < 2.1 m\Omega \\ R_{DS(ON)} \; (at \, V_{GS} \! = \! 2.5V) & < 3.1 m\Omega \end{array}$ 

#### Typical ESD protection

 $\begin{array}{cc} 100\% \text{ UIS Tested} \\ 100\% \text{ } \text{R}_{\text{g}} \text{ Tested} \end{array}$ 


#### **HBM Class 2**





#### **Application**

· Load switch, battery switch in portable devices

## Top View DFN 3.3x3.3 EP Bottom View







Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		V <sub>DS</sub>	30	V	
Gate-Source Voltage		V <sub>GS</sub>	±12	V	
Continuous Drain	T <sub>C</sub> =25℃		50		
Current <sup>G</sup>	T <sub>C</sub> =100℃	I <sub>D</sub>	39	Α	
Pulsed Drain Current C		I <sub>DM</sub>	200		
Continuous Drain	T <sub>A</sub> =25℃		48	A	
Current	T <sub>A</sub> =70℃	IDSM	38	7	
Avalanche Current <sup>C</sup>		I <sub>AS</sub>	60	Α	
Avalanche energy L=0.05mH <sup>C</sup>		E <sub>AS</sub>	90	mJ	
V <sub>DS</sub> Spike	100ns	V <sub>SPIKE</sub>	36	V	
	T <sub>C</sub> =25℃	P <sub>D</sub>	83.3	W	
Power Dissipation <sup>B</sup>	T <sub>C</sub> =100℃	' D	33.3		
	T <sub>A</sub> =25℃	В	6.2	W	
Power Dissipation <sup>A</sup>	T <sub>A</sub> =70℃	P <sub>DSM</sub>	4	]	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	C	

Thermal Characteristics							
Parameter	Symbol Typ		Max	Units			
Maximum Junction-to-Ambient <sup>A</sup>	t ≤ 10s		16	20	°C/W		
Maximum Junction-to-Ambient AD	Steady-State	$R_{\theta JA}$	45	55	°C/W		
Maximum Junction-to-Case	Steady-State	$R_{\theta JC}$	1.1	1.5	℃/W		



#### Electrical Characteristics (T<sub>J</sub>=25℃ unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
STATIC F	PARAMETERS							
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	ID=250μA, V <sub>GS</sub> =0V		30			V	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS}$ =30V, $V_{GS}$ =0V				1	μΑ	
			T <sub>J</sub> =125℃			5		
$I_{GSS}$	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±10V				±10	μΑ	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS,}I_{D}=250\mu A$		0.5	0.85	1.2	V	
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS}$ =10V, $I_D$ =20A			1.45	1.8		
			T <sub>J</sub> =125℃		2.05	2.6		
		$V_{GS}$ =4.5V, $I_{D}$ =20A			1.66	2.1	mΩ	
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =20A			2.35	3.1	[ ]	
g <sub>FS</sub>	Forward Transconductance	$V_{DS}$ =5V, $I_D$ =20A			125		S	
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =1A,V <sub>GS</sub> =0V			0.61	1	V	
Is	Maximum Body-Diode Continuous Current <sup>G</sup>					50	Α	
DYNAMIC	PARAMETERS							
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =15V, f=1MHz			4175		pF	
Coss	Output Capacitance				1505		pF	
C <sub>rss</sub>	Reverse Transfer Capacitance				300		pF	
$R_g$	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz		0.5	1	1.5	Ω	
SWITCHI	NG PARAMETERS							
Q <sub>g</sub> (10V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =15V, I <sub>D</sub> =20A			77.5	105	nC	
Q <sub>g</sub> (4.5V)	Total Gate Charge				37	50	nC	
$Q_{gs}$	Gate Source Charge				6		nC	
$Q_{gd}$	Gate Drain Charge				12.5		nC	
t <sub>D(on)</sub>	Turn-On DelayTime				6.5		ns	
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =10V, $V_{DS}$ =15V, $R_L$ =0.75 $\Omega$ , $R_{GEN}$ =3 $\Omega$			7		ns	
t <sub>D(off)</sub>	Turn-Off DelayTime				58.5		ns	
t <sub>f</sub>	Turn-Off Fall Time				17.5		ns	
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =20A, dI/dt=500A/μs			20.3		ns	
$Q_{rr}$	Body Diode Reverse Recovery Charge	I <sub>F</sub> =20A, dI/dt=500A/μs			40.7		nC	

A. The value of  $R_{\theta JA}$  is measured with the device mounted on  $1in^2$  FR-4 board with 2oz. Copper, in a still air environment with  $T_A$  =25° C. The Power dissipation  $P_{DSM}$  is based on R  $_{\theta JA}$  t≤ 10s and the maximum allowed junction temperature of 150° C. The value in any given application depends on the user's specific board design.

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

Rev.1.0 May 2013 **www.aosmd.com** Page 2 of 6

B. The power dissipation  $P_D$  is based on  $T_{J_{(MAX)}}=150^{\circ}$  C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(MAX)}$ =150° C.

D. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to case  $R_{\theta JC}$  and case to ambient.

E. The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(MAX)}=150^{\circ}$  C. The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.


H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^{\circ}$  C.



#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS

V<sub>GS</sub> (Volts) Figure 5: On-Resistance vs. Gate-Source Voltage

(Note E)



V<sub>SD</sub> (Volts) Figure 6: Body-Diode Characteristics (Note E)



#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS







Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)




#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS









Pulse Width (s)
Figure 14: Single Pulse Power Rating Junction-to-Ambient (Note H)







#### Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms





#### Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





#### Diode Recovery Test Circuit & Waveforms

