

# **EIE2050**

# **Digital Logic and Systems**

Professor Qijun Zhang

Office: Room 404, Research A Building

# Combinational Logic Analysis

- Basic combinational logic circuits
- Implementing combinational logic
- The universal gates

---

Reading material: Chapter 5 of Textbook:

Textbook: *Digital Fundamentals (global edition, 11<sup>th</sup> edition)*, by Thomas Floyd, Pearson 2015.



The examples used in the lecture are based on the textbook.

# Combinational Logic Analysis

- Basic combinational logic circuits
  - AND-OR logic
  - AND-OR-Invert logic
  - Exclusive OR logic
  - Exclusive NOR logic

# Combinational Logic Analysis

- Basic combinational logic circuits
  - ADD-OR logic




$$X = AB + CD$$

AND-OR logic directly implements SOP expression

# Combinational Logic Analysis

- Basic combinational logic circuits
  - ADD-OR-Invert logic




$$X = \overline{AB + CD} = (\bar{A} + \bar{B})(\bar{C} + \bar{D})$$

AND-OR-Invert logic produces a POS output


# Combinational Logic Analysis

- Basic combinational logic circuits
  - Exclusive-OR logic (XOR)



$$X = A\bar{B} + \bar{A}B$$

Symbols for XOR




$$X = A \oplus B$$


A	B	X
0	0	0
0	1	1
1	0	1
1	1	0

# Combinational Logic Analysis

- Basic combinational logic circuits
  - Exclusive-NOR logic



$$X = A\bar{B} + \bar{A}B$$



$$X = \bar{A}\bar{B} + AB$$

$$X = \overline{A\bar{B} + \bar{A}B} = \bar{A}\bar{B} + AB$$


A	B	X
0	0	1
0	1	0
1	0	0
1	1	1

# Combinational Logic Analysis


- Implementing combinational logic
  - From Boolean expression to logic circuit

Given expression:  $X = AB + CDE$

Analyze:



Resulting logic circuit:







# Combinational Logic Analysis


- Implementing combinational logic
  - From Boolean expression to logic circuit

Given expression:  $X = AB(C\bar{D} + EF)$

Analysis and results:



SOP implementation:  $AB(C\bar{D} + EF) = ABC\bar{D} + ABEF$



# Combinational Logic Analysis


- Implementing combinational logic
  - From truth table to logic circuit

Given truth table:

Inputs			Output
<i>A</i>	<i>B</i>	<i>C</i>	<i>X</i>
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

$\bar{A}BC$   
 $A\bar{B}\bar{C}$

Resulting logic circuit:



# Combinational Logic Analysis

- Implementing combinational logic
  - From truth table to logic circuit


Given truth table:

Inputs			Output
<i>A</i>	<i>B</i>	<i>C</i>	<i>X</i>
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Annotations for the truth table:

- Row 4 (0, 1, 1) is highlighted and labeled  $\bar{A}BC$ .
- Row 6 (1, 0, 1) is highlighted and labeled  $A\bar{B}C$ .
- Row 7 (1, 1, 0) is highlighted and labeled  $AB\bar{C}$ .

Resulting logic circuit:




# Combinational Logic Analysis

- Implementing combinational logic
  - Example: develop a logic circuit with four variables that will only produce a 1 output when exactly three input variables are 1s.


<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	Product Term
0	1	1	1	$\bar{A}BCD$
1	0	1	1	$A\bar{B}CD$
1	1	0	1	$AB\bar{C}D$
1	1	1	0	$ABCD\bar{D}$

$$X = \bar{A}BCD + A\bar{B}CD + AB\bar{C}D + ABC\bar{D}$$



# Combinational Logic Analysis

- Implementing combinational logic
  - Simplify the logic circuit to minimum form




Boolean expression:

$$X = (\overline{\overline{A}\overline{B}\overline{C}})C + \overline{\overline{A}\overline{B}\overline{C}} + D$$

Simplify the


Boolean expression: 
$$X = (\overline{\overline{A}\overline{B}\overline{C}})C + \overline{\overline{A}\overline{B}\overline{C}} + D$$
$$= A + B + C + D$$

Simplified logic circuit:



# Combinational Logic Analysis


- Implementing combinational logic
  - Simplify the logic circuit to minimum form




Boolean expression:

$$X = A\overline{B}\overline{C} + A\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}\overline{D} + \overline{A}\overline{B}\overline{C}D$$

Karnaugh map:



Minimum logic circuit:




# Combinational Logic Analysis

- Implementing combinational logic
  - Example: develop a logic circuit with four variables that will only produce a 1 output when exactly three input variables are 1s.

<i>A</i>	<i>B</i>	<i>C</i>	<i>D</i>	Product Term
0	1	1	1	$\bar{A}BCD$
1	0	1	1	$A\bar{B}CD$
1	1	0	1	$AB\bar{C}D$
1	1	1	0	$ABCD\bar{D}$

$$X = \bar{A}BCD + A\bar{B}CD + AB\bar{C}D + ABC\bar{D}$$



# Combinational Logic Analysis

- Universal gates
  - NAND gate
  - NOR gate




# Combinational Logic Analysis

- Universal gates
  - NAND gate as a universal logic element


One NAND gate used as an inverter:




Two NAND gates used as an AND gate:



Three NAND gates used as an OR gate:



Four NAND gates used as a NOR gate:




# Combinational Logic Analysis

- Universal gates
  - NOR gate as a universal logic element


One NOR gate used as an inverter:




Two NOR gates used as an OR gate:



Three NOR gates used as an AND gate:





Four NOR gates used as a NAND gate:




# Combinational Logic Analysis

- Universal gates
  - Combinational logic using NAND gates

Logic circuit using NAND gates:



AND-OR equivalent:



# Combinational Logic Analysis

- Universal gates

- Dual symbols for NAND logic:

NAND  
symbol




negative-OR  
symbol




- Dual symbols for NOR logic:

NOR  
symbol





negative-AND  
symbol



- logic diagrams using dual symbols,  
Guidelines for connections:
  - bubble-to-bubble  $\leftarrow$  yes
  - nonbubble-to-nonbubble  $\leftarrow$  yes
  - bubble-to-nonbubble  $\leftarrow$  no
  - nonbubble-to-bubble  $\leftarrow$  no



# Combinational Logic Analysis

- Universal gates
  - NAND logic diagrams using dual symbols





# Combinational Logic Analysis

- Universal gates
  - NAND logic diagrams using dual symbols



# Combinational Logic Analysis


- Universal gates
  - NAND logic diagrams using dual symbols




# Combinational Logic Analysis

- Universal gates
  - Combinational logic using NOR gates

Logic circuit using NOR gates:





Redrawn with negative AND symbol for G<sub>1</sub> :







# Combinational Logic Analysis

- Universal gates
  - NOR logic diagrams using dual symbols




# Combinational Logic Analysis

- Universal gates
  - NOR logic diagrams using dual symbols





# Combinational Logic Analysis

- Waveform operations



Given input waveforms:




Evaluate Intermediate waveforms

Determine output waveform:


# Combinational Logic Analysis

- Waveform operations



Derive output expression  
Simplify the expression

Given input waveforms:



Determine output  
waveform according  
to simplified logic  
Expression:

$$X = \bar{A}C + \bar{B}C + \bar{C}D$$