Introduction to VHDL

Wenye Li, Ph.D

The Chinese University of Hong Kong, Shenzhen

Note

- A short discussion of VHDL within <3 hours.
 - A full investigation needs one semester or more.
- Two ways learning a programming language:
 - Learn through grammars (slow)
 - Learn through examples/practices (quick)
 - This course, firstly learn by examples, then grammars
- Some materials are NOT directly from the textbook!

Outline

- VHDL Examples
- VHDL Language
- Advanced Examples





FIGURE 3–55 Programming setup for reprogrammable logic devices. (Photo courtesy of Digilent, Inc.)

Text Entry and Graphic Entry

```
vhdl1.vhd
entity VHDL1 is
   port(A, B: in bit; X: out bit);
end entity VHDL1;
architecture ANDfunction of VHDL1 is
begin
   X <= A and B;
end architecture ANDfunction;</pre>
```


(a) VHDL text entry



(b) Equivalent graphic (schematic) entry

FIGURE 3-56 Examples of design entry of an AND gate.

Basic Gates




entity Inverter is
 port (A: in bit; X: out bit);
end entity Inverter;
architecture NOTfunction of Inverter is

X <= not A; end architecture NOT function;

(a) Inverter


begin



entity NANDgate is
 port (A, B, C: in bit; X: out bit);
end entity NANDgate;
architecture NANDfunction of NANDgate is
begin

X <= A nand B nand C; end architecture NANDfunction;


(d) NAND gate



entity ANDgate is
 port (A, B: in bit; X: out bit);
end entity ANDgate;
architecture ANDfunction of ANDgate is
begin

X <= A and B; end architecture AND function;


(b) AND gate



entity XNORgate is
 port (A, B: in bit; X: out bit);
end entity XNORgate;
architecture XNORfunction of XNORgate is
begin

X <= A xnor B; end architecture XNOR function:

(e) XNOR gate



entity ORgate is port (A, B: in bit; X: out bit); end entity ORgate; architecture ORfunction of ORgate is begin


X <= A or B; end architecture ORfunction;

(c) OR gate

Entity

```
ENTITY Full_adder IS
 PORT (
                     -- I/O ports
       a: IN STD_LOGIC; -- a input
       b: IN STD_LOGIC; -- b input
       cin: IN STD_LOGIC; -- carry input
       sum: OUT STD_LOGIC; -- sum output
       cout: OUT STD_LOGIC); -- carry output
END Full_adder;
```

Architecture




ARCHITECTURE dataflow OF Full_adder IS BEGIN

END dataflow;


Component

end architecture LogicOperation;



```
entity AND OR Logic is
  port (IN1, IN2, IN3, IN4: in bit; OUT3: out bit);
end entity AND OR Logic;
architecture LogicOperation of AND OR Logic is
  component AND gate is
                                                   Component declaration for the
                                                   AND gate
     port (A, B: in bit; X: out bit);
   end component AND gate;
                                                   Component declaration for the
   component OR gate is
                                                   OR gate
     port (A, B: in bit; X: out bit);
  end component OR gate;
  signal OUT1, OUT2: bit;
                                                  - Signal declaration
begin
  G1: AND gate port map (A => IN1, B => IN2, X => OUT1);
                                                                       Component instantiations describe
  G2: AND gate port map (A => IN3, B => IN4, X => OUT2); \leftarrow
                                                                      how the three gates are connected.
  G3: OR gate port map (A => OUT1, B => OUT2, X => OUT3):
```

Component Initialization



```
G1: AND_gate port map (A => IN1, B => IN2, X => OUT1); Component instantiations describe G2: AND_gate port map (A => IN3, B => IN4, X => OUT2); how the three gates are connected. G3: OR gate port map (A => OUT1, B => OUT2, X => OUT3);
```

Exercise

Write a VHDL program for the SOP logic circuit in Figure 5–41 using the structural approach and compare with the data flow approach. Assume that VHDL components for a 3-input NAND gate and for a 2-input NAND are available. Notice the NAND gate G4 is shown as a negative-OR.




FIGURE 5-41

Structural Approach

```
entity SOP Logic is
   port (IN1, IN2, IN3, IN4, IN5, IN6, IN7, IN8: in bit; OUT4: out bit);
 end entity SOP Logic;
 architecture LogicOperation of SOP Logic is
 --component declaration for 3-input NAND gate
   component NAND gate3 is
     port (A, B, C: in bit X: out bit);
   end component NAND gate3;
 --component declaration for 2-input NAND gate
   component NAND gate2 is
     port (A, B: in bit; X: out bit);
   end component NAND gate2;
   signal OUT1, OUT2, OUT3: bit;
begin
G1: NAND gate3 port map (A => IN1, B => IN2, C => IN3, X => OUT1);
```

G2: NAND gate3 port map (A => IN4, B => IN5, C => IN6, X => OUT2);

G4: NAND gate3 port map (A => OUT1, B => OUT2, C => OUT3, X => OUT4):

G3: NAND gate2 port map (A => IN7, B => IN8, X => OUT3);

end architecture LogicOperation;

Data Flow Approach

```
entity SOP_Logic is
    port (IN1, IN2, IN3, IN4, IN5, IN6, IN7, IN8: in bit; OUT4: out bit);
end entity SOP_Logic;
architecture LogicOperation of SOP_Logic is
begin
    OUT4 <= (IN1 and IN2 and IN3) or (IN4 and IN5 and IN6) or (IN7 and IN8);
end architecture LogicOperation;</pre>
```

VHDL Development Environment

```
Text Editor

File Edit View Project Assignments Processing Tools Window

entity Combinational is
   port (A, B, C, D: in bit; X, Y: out bit );
   end entity Combinational;

architecture Example of Combinational is
   begin
   X <= (A and B) or not C;
   Y <= C or not D;
   end architecture Example;
```

FIGURE 5-42 A VHDL program for a combinational logic circuit after entry on a generic text editor screen that is part of a software development tool.




FIGURE 5–43 A typical waveform editor tool showing the simulated waveforms for the logic circuit described by the VHDL code in Figure 5–42.

Outline

- VHDL Examples
- VHDL Language
- Advanced Examples


<u>Libraries and Packages</u>

- Libraries provide a set of packages, components, and functions that simplify the task of designing hardware
- Packages provide a collection of related data types and subprograms
- The following is an example of the use of the ieee library and its std_logic_1164 package:

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
```

Entities, Architectures and Configurations

- The structure of a VHDL design resembles the structure of a modern, object-oriented software design
- All VHDL designs provide an external interface and an internal implementation
- A VHDL design consists of entities, architectures, and configurations



Entities

- An entity is a specification of the design's external interface
- Entity declarations specify the following:
 - 1. The name of the entity
 - 2. A set of generic declarations specifying instance-specific parameters
 - 3. A set of port declarations defining the inputs and outputs of the hardware design
- Generic declarations and port declarations are optional

Entities

Entity declarations are specified as follows:

Ports

- Port name choices:
 - Consist of letters, digits, and/or underscores
 - Always begin with a letter
 - Case insensitive
- Port direction choices:

IN	Inpu	t port

OUT Output port

INOUT Bidirectional port

BUFFER Buffered output port

NOTE:

A buffer is an output that can be "read" by the architecture of the entity.

Ports

- IEEE standard 1164-1993 defines a package which provides a set of data types that are useful for logic synthesis
 - The external pins of a synthesizable design must use data types specified in the std_logic_1164 package
 - IEEE recommends the use of the following data types to represent signals in a synthesizable system:

```
std_logic
std_logic_vector(<max> DOWNTO <min>)
```

Architecture

- An architecture is a specification of the design's internal implementation
- Multiple architectures can be created for a particular entity
- For example, you might wish to create several architectures for a particular entity with each architecture optimized with respect to a design goal:
 - Performance
 - Area
 - Power Consumption
 - Ease of Simulation

Architecture

Architecture declarations are specified as follows:

```
ARCHITECTURE architecture_name OF entity_name IS

BEGIN

-- Insert VHDL statements to assign outputs to
-- each of the output signals defined in the
-- entity declaration.

END architecture_name;
```

Configurations

- A configuration is a specification of the mapping between an architecture and a particular instance of an entity
- By default, a configuration exists for each entity
- The default configuration maps the most recently compiled architecture to the entity
- Configurations are most often used to specify alternative architectures for hardware designs

Signals

- Signals represent wires and storage elements
- Signals may only be defined inside architectures
- Signals are associated with a data type
- Signals have attributes
- VHDL is a strongly-typed language:
 - Explicit type conversion is supported
 - Implicit type conversion is not supported

Signal Representations

Binary number representations are sufficient for software programming languages

Binary			
Forcing 1	`1'	Forcing 0	' 0'

- Physical wires cannot be modelled accurately using a binary number representation
- Additional values are necessary to accurately represent the state of a wire

Built-In Data Types

 VHDL supports a rich set of built-in data types as well as user-defined data types

Data Type	Characteristics
BIT	Binary, Unresolved
BIT_VECTOR	Binary, Unresolved, Array
INTEGER	Binary, Unresolved, Array
REAL	Floating Point

- Built-in data types work well for simulation but not so well for synthesis
- Built-in data types are suitable for use inside an architecture but should not be used for external pins

Logical Operators

VHDL supports the following logical operators:

AND	NAND	NOT
OR	NOR	
XOR	XNOR	

 VHDL also supports the overloading of existing operators and the creation of new operators using functions

Other Operators

VHDL supports the following relational operators:

```
= (Equal)/= (Not Equal)< (Less Than)</li>> (Greater Than)
```

VHDL supports the following mathematical operators:

```
+ (Addition)- (Subtraction)* (Multiplication)/ (Division)
```

Assignment Statements

```
SIGNAL a, b, c : std_logic;
SIGNAL avec, bvec, cvec : std_logic_vector(7 DOWNTO 0);
-- Concurrent Signal Assignment Statements
-- NOTE: Both a and avec are produced concurrently
a <= b AND c;
avec <= bvec OR cvec;
-- Alternatively, signals may be assigned constants
      <= '0';
a
b <= '1';
c <= 'Z';
avec <= "00111010"; -- Assigns 0x3A to avec
bvec <= X"3A";
                           -- Assigns 0x3A to bvec
cvec <= X"3" & X"A"; -- Assigns 0x3A to cvec
```

Assignment Statements

```
SIGNAL a, b, c, d :std_logic;
SIGNAL avec
              :std_logic_vector(1 DOWNTO 0);
                     :std_logic_vector(2 DOWNTO 0);
SIGNAL byec
-- Conditional Assignment Statement
-- NOTE: This implements a tree structure of logic gates
       '0' WHEN avec = "00" ELSE
a <=
       b WHEN avec = "11" ELSE
       c WHEN d = '1' ELSE
       '1';
-- Selected Signal Assignment Statement
-- NOTE: The selection values must be constants
bvec <= d & avec:
WITH byec SELECT
a \le '0' WHEN "000",
       b WHEN "011",
       c WHEN "1--", -- Some tools won't synthesize '-' properly
       '1' WHEN OTHERS;
```

Assignment Statements

- VHDL supports processes
- Processes encapsulate a portion of a design
- Processes have a sensitivity list that specifies signals and ports that cause changes in the outputs of the process
 - Sensitivity lists can be used to preserve the state of a hardware system
- For example, an edge-triggered flip-flop circuit is sensitive to a particular clock edge
 - The output of the edge-triggered flip-flop changes if and only if a particular clock edge is received
 - Otherwise, the previous output remains asserted

 The keywords used for conditional assignments and selected assignments differ from those used within a process:

Outside Processes	Inside Processes
WHENELSE	IFELSIFELSEEND IF
WITHSELECTWHEN	CASEWHENEND CASE

- A selected assignment outside a process is functionally equivalent to a case statement within a process
- Processes can be used for combinational logic but most often, processes encapsulate sequential logic

```
SIGNAL reset, clock, d, q :std_logic;
PROCESS (reset, clock)
-- reset and clock are in the sensitivity list to
-- indicate that they are important inputs to the process
BEGIN
   -- IF keyword is only valid in a process
   IF (reset = '0') THEN
        q \ll 0;
   ELSIF (clock'EVENT AND clock = '1') THEN
        \alpha \ll d;
   END IF;
                                               NOTE:
END PROCESS;
```

The EVENT attribute is true if an edge has been detected on the corresponding signal.

This implements a D flip-flop with an asynchronous active-low reset signal.


```
SIGNAL a, b, c, d :std_logic;
PROCESS (a, b, d)
-- a, b, and d are in the sensitivity list to indicate that
-- the outputs of the process are sensitive to changes in them
BEGIN
   -- CASE keyword is only valid in a process
   CASE d IS
        WHEN '0' =>
                 c \le a AND b;
        WHEN OTHERS =>
                 c <= '1';
   END CASE;
END PROCESS;
```

NOTE:

This implements a combinational circuit.

D Flip-Flop Example

- Using a process and the EVENT attribute of a signal, it is possible to specify a D flip-flop
- The EVENT attribute can be used to check for the rising edge of a clock signal
- The block diagram of a D Flip-Flop is shown below:



D Flip-Flop Example

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY dffe IS
   PORT(rst, clk, ena, d : IN std_logic;
                       : OUT std_logic );
END dffe;
ARCHITECTURE synthesis1 OF dffe IS
BEGIN
   PROCESS (rst, clk)
   BEGIN
        IF (rst = '1') THEN
               g <= '0';
        ELSIF (clk'EVENT) AND (clk = '1') THEN
                 IF (ena = '1') THEN
                         q <= d;
                 END IF;
        END IF;
   END PROCESS;
END synthesis1;
```

Outline

- VHDL Examples
- VHDL Language
- Advanced Examples

```
encoder_using_if.vhd ×
 5 -- Prepared by : Wenye Li for EIE2050 at CUHK-SZ
   library ieee;
        use ieee.std_logic_1164.all;
    entity encoder_using_if is
10
11
        port (
            enable
                       :in std_logic;
            encoder_in :in std_logic_vector (15 downto 0); -- 16-bit Input
13
            binary out :out std logic vector (3 downto 0) -- 4 bit binary Output
14
16
        );
    end entity;
17
    architecture behavior of encoder using if is
        process (enable, encoder_in) begin
23
            binary_out <= "0000";</pre>
24
            if (enable = '1') then
                if (encoder_in = X"0002") then binary_out <= "0001"; end if;</pre>
25
                if (encoder in = X"0004") then binary out <= "0010"; end if;
26
                if (encoder_in = X"0008") then binary_out <= "0011"; end if;
27
                if (encoder_in = X"0010") then binary_out <= "0100"; end if;
29
                if (encoder in = X"0020") then binary out <= "0101"; end if;
                if (encoder_in = X"0040") then binary_out <= "0110"; end if;
                if (encoder in = X"0080") then binary out <= "0111"; end if;
                if (encoder_in = X"0100") then binary_out <= "1000"; end if;
                if (encoder_in = X"0200") then binary_out <= "1001"; end if;
                if (encoder in = X"0400") then binary out <= "1010"; end if;
34
                if (encoder_in = X"0800") then binary_out <= "1011"; end if;
                if (encoder in = X"1000") then binary out <= "1100"; end if;
                if (encoder_in = X"2000") then binary_out <= "1101"; end if;</pre>
                if (encoder_in = X"4000") then binary_out <= "1110"; end if;
                if (encoder in = X"8000") then binary out <= "1111"; end if;
            end if;
        end process;
```

☐ Line 5, Column 49

end architecture;

Ask me anything

☐ Line 4, Column 1

din_1 when others;

with (sel) select

mux_out <= din_0 when '0',</pre>

```
architecture rtl of dlatch_reset is

begin

process (en, reset, data) begin

if (reset = '0') then

q <= '0';
elsif (en = '1') then

q <= data;
end if;
end process;
```

Ask me anything

```
    ■ Pencoder_using_if.vhd × Pencoder_using_ease.whd × Pencoder_using_with.vhd × Description distribution of the pencoder_using_if.vhd × Pencoder_using_if.vd × Pencoder_using_if.vd × Pencoder_using_if.vd × Pencoder_using_if.vd × Pencoder_using_if.vd × Pencoder_using_if.vf × Pencoder_using_if.vd × Pencoder
     7 library ieee;
                                          use ieee.std_logic_1164.all;
                     entity dff_async_reset is
  10
   11
                                                               data :in std_logic; -- Data input
   12
                                                               clk :in std_logic; -- Clock input
   13
                                                               reset :in std_logic; -- Reset input
                                                                                              :out std_logic -- Q output
   15
                                          );
                     end entity;
                     architecture rtl of dff_async_reset is
                                           process (clk, reset) begin
                                                               if (reset = '0') then
   25
                                                                                    q <= '0';
                                                               elsif (rising_edge(clk)) then
                                                                                     q <= data;
   28
                                                                end if;
                                           end process;
```

25

28

architecture rtl of dff_sync_reset is

if (rising_edge(clk)) then
 if (reset = '0') then

q <= '0';

q <= data;

process (clk) begin

end if;

end if;
end process;









33 end architecture;

```
library ieee;
       use ieee.std_logic_1164.all;
       use ieee.std_logic_unsigned.all;
10
   entity up_counter is
11
                 :out std_logic_vector (7 downto 0); -- Output of the counter
13
           cout
           enable :in std_logic;
                   :in std_logic;
15
           clk
           reset :in std logic
       );
   end entity;
   architecture rtl of up_counter is
       signal count :std_logic_vector (7 downto 0);
       process (clk, reset) begin
           if (reset = '1') then
                count <= (others=>'0');
25
           elsif (rising_edge(clk)) then
               if (enable = '1') then
28
                    count <= count + 1;</pre>
                end if;
           end if;
       end process;
       cout <= count;</pre>
   end architecture;
```









(count(2) xor count(1)) &
(count(1) xor count(0)));

```
◆ Pencoder_using_if.vhd × Pencoder_using_case.vhd × Pux_using_with.vhd × Valideth_reset.vhd 
     4 -- Function : Parity using direct assignment
     7 library ieee;
                                     use ieee.std_logic_1164.all;
                  entity parity_using_assign is
  10
   11
                                                        data_in
                                                                                                        :in std_logic_vector (7 downto 0);
                                                        parity_out :out std_logic
   13
                                     );
                   end entity;
 16
                  architecture rtl of parity_using_assign is
                                     parity_out <= (data_in(0) xor data_in(1)) xor</pre>
                                                                                                        (data_in(2) xor data_in(3)) xor
                                                                                                        (data_in(4) xor data_in(5)) xor
                                                                                                        (data_in(6) xor data_in(7));
```









Line 5, Column 49

Thanks